


MOS DATA BOOK



MICRON
TECHNOLOGY, INC.

MICRON

MOS DATA BOOK

2805 East Columbia Road
Boise, Idaho 83706
Telephone: (208) 386-3900
FAX: (208) 389-4617

1/90A

Micron Technology, Inc. reserves the right to change products or specifications without notice.
TM Trademark of Micron Technology, Inc.

IMPORTANT NOTICE

Micron Technology, Inc. reserves the right to change products or specifications without notice. Customers are advised to obtain the latest versions of product specifications, which should be considered in evaluating a product's appropriateness for a particular use. There is no assurance that Micron's semiconductors are appropriate for any application by a customer.

MICRON TECHNOLOGY, INC. MAKES NO WARRANTIES EXPRESSED OR IMPLIED OTHER THAN COMPLIANCE WITH MICRON'S SPECIFICATION SHEET FOR THE COMPONENT AT THE TIME OF DELIVERY. ANY CLAIM AGAINST MICRON MUST BE MADE WITHIN NINETY (90) DAYS FROM THE DATE OF SHIPMENT FROM MICRON, AND MICRON HAS NO LIABILITY THEREAFTER. ANY MICRON LIABILITY IS LIMITED TO REPLACEMENT OF DEFECTIVE ITEMS OR RETURN OF AMOUNTS PAID FOR DEFECTIVE ITEMS (AT THE BUYER'S ELECTION).

MICRON'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF MICRON TECHNOLOGY, INC. AS USED HEREIN:

A. LIFE SUPPORT DEVICES OR SYSTEMS ARE DEVICES OR SYSTEMS WHICH (1) ARE INTENDED FOR SURGICAL IMPLANT INTO THE BODY, OR (2) SUPPORT OR SUSTAIN LIFE AND WHOSE FAILURE TO PERFORM WHEN PROPERLY USED IN ACCORDANCE WITH INSTRUCTIONS FOR USE PROVIDED IN THE LABELING CAN BE REASONABLY EXPECTED TO RESULT IN A SIGNIFICANT INJURY TO THE USER.

B. CRITICAL COMPONENT IS ANY COMPONENT OF A LIFE SUPPORT DEVICE OR SYSTEM WHOSE FAILURE TO PERFORM CAN BE REASONABLY EXPECTED TO CAUSE THE FAILURE OF THE LIFE SUPPORT DEVICE OR SYSTEM OR TO AFFECT ITS SAFETY OR EFFECTIVENESS.

The MOS Data Book has been organized into eleven sections and includes complete detailed specifications on our growing, high performance CMOS and NMOS product line.

Sections 1 through 7 cover individual product families. Each section contains a product selection guide followed by data sheets. Three different types of data sheets are used: Advance Information, which contains initial descriptions of products still under development; Preliminary Information, which contains initial device characterization limits which are subject to change upon full characterization of production devices; and Final Information, which contains minimum and maximum limits specified over the complete power supply and temperature range for production devices.

Section 8 contains application information.

Section 9 contains selected information about Micron's growing Defense Electronics product offering.

Section 10 contains packaging information.

Section 11 contains ordering information and a list of sales representatives and distributors by geographical location for the North American Continent, Europe and Asia.

Additional or updated information on any Micron product is available from:

MICRON TECHNOLOGY, INC.

Marketing Department

2805 East Columbia Road

Boise, Idaho 83706

Telephone: (208) 386-3900

FAX: (208) 389-4617

DYNAMIC RAMS

PAGE

Product Selection Guide			1-2
MT4264	64K X 1	Page mode	1-3
MT4067	64K X 4	Page mode	1-13
MT1259	256K X 1	Page mode	1-23
MT4C4256	256K X 4	Fast page mode	1-33
MT4C4258	256K X 4	Static column mode	1-43
MT4C1024	1MEG X 1	Fast page mode	1-53
MT4C1025	1MEG X 1	Nibble mode	1-63
MT4C1026	1MEG X 1	Static column mode	1-73
MT4C4001	1MEG X 4	Fast page mode	1-83
MT4C4003	1MEG X 4	Static column mode	1-93
MT4C1004	4MEG X 1	Fast page mode	1-103
MT4C1005	4MEG X 1	Nibble mode	1-113
MT4C1006	4MEG X 1	Static column mode	1-123

DRAM MODULES

Product Selection Guide			2-2
MT8068	64K X 8	Page mode	2-3
MT9068	64K X 9	Page mode	2-13
MT4259	256K X 4	Page mode, low profile	2-23
MT85259	256K X 5	Page mode, low profile	2-33
MT8259	256K X 8	Page mode, low profile	2-43
MT8C8256	256K X 8	Fast page mode, (512 cycle 8/ms)	2-53
MT8259	256K X 8	Page mode	2-63
MT9259	256K X 9	Page mode, low profile	2-73
MT8C9256	256K X 9	Fast page mode, (512 cycle 8/ms)	2-83
MT9259	256K X 9	Page mode	2-93
MT8C36256	256K X 36	Page mode, (512 cycle 8/ms)	2-103
MT8C36512	512K X 36	Page mode, (512 cycle 8/ms)	2-113
MT8C8024	1MEG X 8	Fast page mode	2-123
MT8C8024	1MEG X 8	Fast page mode, low profile	2-133
MT8C8025	1MEG X 8	Nibble mode	2-143
MT8C8026	1MEG X 8	Static column mode	2-153
MT8C9024	1MEG X 9	Fast page mode	2-163
MT8C9024	1MEG X 9	Fast page mode, low profile	2-173
MT8C9025	1MEG X 9	Nibble mode	2-183
MT8C9026	1MEG X 9	Static column mode	2-193

MULTIPOINT DYNAMIC RAMs (VIDEO RAMs)		PAGE
Product Selection Guide		3-2
MT42C4064 64K X 4 DRAM, 256 X 4 SAM	Page mode	3-3
MT42C8128 ... 128K X 8 DRAM, 256 X 8 SAM	Fast page mode	3-27
MT42C4256 ... 256K X 4 DRAM, 512 X 4 SAM	Fast page mode	3-65

STATIC RAMs

Product Selection Guide		4-2
MT5C1608 2K X 8		4-3
MT5C1628 2K X 8	ALE	4-11
MT5C1604 4K X 4		4-19
MT5C1605 4K X 4	OE	4-27
MT5C1606 4K X 4	SI/O, OT	4-35
MT5C1607 4K X 4	SI/O, HZ	4-35
MT5C6408 8K X 8		4-43
MT5C1601 16K X 1		4-51
MT5C6404 16K X 4		4-59
MT5C6405 16K X 4	OE	4-67
MT5C6406 16K X 4	SI/O, OT	4-75
MT5C6407 16K X 4	SI/O, HZ	4-75
MT5C2568 32K X 8		4-83
MT5C6401 64K X 1		4-91
MT5C2564 64K X 4		4-99
MT5C2565 64K X 4	OE	4-107
MT5C1008 128K X 8		4-115
MT5C2561 256K X 1		4-117
MT5C1005 256K X 4		4-125
MT5C1001 1MEG X 1		4-127
OE	With Output Enable	
SI/O	Separate Data Inputs and Outputs	
OT	Outputs Track Inputs During Write	
HZ	High Impedance Outputs During Write	

SRAM MODULES

Product Selection Guide		5-2
MT85C1632 32K X 16	CE, OE	5-3
MT85C1664 64K X 16	CE, OE	5-11
MT85C8128 128K X 8	CE, OE	5-19

CACHE DATA STATIC RAMs	PAGE
Product Selection Guide	6-2
MT56C0816.....dual 4K X 16 ...or... 8K X 16	6-3
MT56C0818.....dual 4K X 18 ...or... 8K X 18	6-13

FIFO MEMORIES (FIRST-IN FIRST-OUT)

Product Selection Guide	7-2
MT52C8006.....512 X 8 MB, VF	7-3
MT52C9005.....512 X 9 E	7-5
MT52C9006.....512 X 9 MB	7-17
MT52C9007.....512 X 9 VF	7-19
MT52C1605.....512 X 16 E, MB, VF	7-21
MT52C1607.....512 X 16/8 E, MB, VF	7-23
MT52C8011.....1K X 8 MB,VF	7-25
MT52C9010.....1K X 9 E	7-27
MT52C9011.....1K X 9 MB	7-39
MT52C9012.....1K X 9 VF	7-41
MT52C1610.....1K X 16 E, MB, VF	7-43
MT52C1612.....1K X 16/8 E, MB, VF	7-45
MT52C8021.....2K X 8 MB, VF	7-47
MT52C9020.....2K X 9 E	7-49
MT52C9021.....2K X 9 MB	7-61
MT52C9022.....2K X 9 VF	7-63
MT52C1620.....2K X 16 E, MB, VF	7-65
MT52C1622.....2K X 16/8 E, MB, VF	7-67
MT52C8041.....4K X 8 E, MB, VF	7-69
MT52C9040.....4K X 9 E	7-71
MT52C9041.....4K X 9 MB	7-83
MT52C9042.....4K X 9 VF	7-85
E With Expansion Logic	
MB With Mailbox Register Logic	
VF With Variable Flag Logic	

APPLICATION INFORMATION

Index.....	8-2
Introduction to Mailbox and Variable Flags FIFOs	8-3
256K Fast SRAM Typical Operating Curves	8-7

MILITARY INFORMATION	PAGE
Comments	9-2
Product Assurance Flow	9-3
Product Description Guide	9-4
PACKAGE INFORMATION	
Index	10-2
SALES INFORMATION	
Product Numbering System	11-2
Ordering Information and Examples	11-3
Sales Representatives and Distributors by Geographical Location	11-5

NUMERICAL INDEX		PAGE
Part #		
1259	DRAM	1-23
4067	DRAM	1-13
4259	DRAM MODULE	2-23
4264	DRAM	1-3
4C1004	DRAM	1-103
4C1005	DRAM	1-113
4C1006	DRAM	1-123
4C1024	DRAM	1-53
4C1025	DRAM	1-63
4C1026	DRAM	1-73
4C4001	DRAM	1-83
4C4003	DRAM	1-93
4C4256	DRAM	1-33
4C4258	DRAM	1-43
42C4064	VRAM	3-3
42C4256	VRAM	3-65
42C8128	VRAM	3-27
5C1001	SRAM	4-127
5C1005	SRAM	4-125
5C1008	SRAM	4-115
5C1601	SRAM	4-51
5C1604	SRAM	4-19
5C1605	SRAM	4-27
5C1606	SRAM	4-35
5C1607	SRAM	4-35
5C1608	SRAM	4-3
5C1628	SRAM	4-11
5C2561	SRAM	4-117
5C2564	SRAM	4-99
5C2565	SRAM	4-107
5C2568	SRAM	4-83
5C6401	SRAM	4-91
5C6404	SRAM	4-59
5C6405	SRAM	4-67
5C6406	SRAM	4-75
5C6407	SRAM	4-75
5C6408	SRAM	4-43
52C1605	FIFO	7-21
52C1607	FIFO	7-23
52C1610	FIFO	7-43
52C1612	FIFO	7-45
52C1620	FIFO	7-65

NUMERICAL INDEX (Continued)		PAGE
Part #		
52C8011	FIFO	7-25
52C8006	FIFO	7-3
52C8021	FIFO	7-47
52C8041	FIFO	7-69
52C9005	FIFO	7-5
52C9006	FIFO	7-17
52C9007	FIFO	7-19
52C9010	FIFO	7-27
52C9011	FIFO	7-39
52C9012	FIFO	7-41
52C9020	FIFO	7-49
52C9021	FIFO	7-61
52C9022	FIFO	7-63
52C9040	FIFO	7-71
52C9041	FIFO	7-83
52C9042	FIFO	7-85
56C0816	CACHE SRAM	6-3
56C0818	CACHE SRAM	6-13
8068	DRAM MODULE	2-3
8259	DRAM MODULE	2-43
8259	DRAM MODULE	2-63
85259	DRAM MODULE	2-33
8C36256	DRAM MODULE	2-103
8C36512	DRAM MODULE	2-113
8C8256	DRAM MODULE	2-53
8C8024	DRAM MODULE	2-123
8C8024	DRAM MODULE	2-133
8C8025	DRAM MODULE	2-143
8C8026	DRAM MODULE	2-153
8C9024	DRAM MODULE	2-163
8C9024	DRAM MODULE	2-173
8C9025	DRAM MODULE	2-183
8C9026	DRAM MODULE	2-193
8C9256	DRAM MODULE	2-83
85C1632	SRAM MODULE	5-3
85C1664	SRAM MODULE	5-11
85C8128	SRAM MODULE	5-19
9068	DRAM MODULE	2-13
9259	DRAM MODULE	2-73
9259	DRAM MODULE	2-93

DYNAMIC RAMs	1
DYNAMIC RAM MODULES	2
MULTIPOINT DYNAMIC RAMs	3
STATIC RAMs	4
STATIC RAM MODULES	5
CACHE DATA RAMs	6
FIFO MEMORIES	7
APPLICATION INFORMATION	8
MILITARY INFORMATION	9
PACKAGE INFORMATION	10
SALES INFORMATION	11

DRAM PRODUCT SELECTION GUIDE

Memory Configuration	Optional Access Cycle	Part Number	Access Time (ns)	Power Dissipation		Package and Number of Pins								Process	Page
				Standby	Active	PLCC	ZIP	SQJ	GDIP	CLCC	Fiat Pack				
64K x 1	Page Mode	MT4264	100,120,150,200	15mw	75mw	16	-	-	16	18	16	NMOS	1-3		
64K x 4	Page Mode	MT4067	80,100,120,150	15mw	150mw	18	18	20	-	18	16	NMOS	1-13		
256K x 1	Page Mode	MT1259	80,100,120,150	15mw	150mw	16	18	16	-	16	16	NMOS	1-23		
256K x 4	Fast Page Mode	MT4C4256	80,100,120,150	5mw	175mw	20	-	20	20	-	20	CMOS	1-33		
256K x 4	Stactic Column	MT4C4258	80,100,120,150	5mw	175mw	20	-	20	20	-	20	CMOS	1-43		
1MEG x 1	Fast Page Mode	MT4C1024	80,100,120,150	5mw	175mw	18	-	20	20	18	-	18	CMOS	1-53	
1MEG x 1	Nibble Mode	MT4C1025	80,100,120,150	5mw	175mw	18	-	20	20	18	-	18	CMOS	1-63	
1MEG x 1	Static Column	MT4C1026	80,100,120,150	5mw	175mw	18	-	20	20	18	-	18	CMOS	1-73	
1MEG x 4	Fast Page Mode	MT4C4001	80,100,120	5mw	175mw	20	-	20	20	-	-	CMOS	1-83		
1MEG x 4	Static Column	MT4C4003	80,100,120	5mw	175mw	20	-	20	20	-	-	CMOS	1-93		
4MEG x 1	Fast Page Mode	MT4C1004	80,100,120	5mw	175mw	18	-	20	18	-	-	CMOS	1-103		
4MEG x 1	Nibble Mode	MT4C1005	80,100,120	5mw	175mw	18	-	20	18	-	-	CMOS	1-113		
4MEG x 1	Static Column	MT4C1006	80,100,120	5mw	175mw	18	-	20	18	-	-	CMOS	1-123		

DRAM

64K x 1 DRAM

PAGE MODE

DRAM

FEATURES

- Industry standard pin-out, functions and timing
- Single +5V ±10% power supply
- Low power, 15mW standby; 75mW active, typical
- Common I/O using EARLY-WRITE
- Q held indefinitely by $\overline{\text{CAS}}$
- 256 cycle refresh in 4ms
- Fully compatible with MT1259 (256K)
- Optional Page Mode access cycle

OPTIONS


- Timing
 - 100ns access
 - 120ns access
 - 150ns access
 - 200ns access
- Packages:
 - Plastic DIP
 - Ceramic DIP

MARKING

- 10
- 12
- 15
- 20
- None
- C

PIN ASSIGNMENT (Top View)

16 Pin DIP (PA, CA)



GENERAL DESCRIPTION


The MT4264 is a randomly accessed solid-state memory containing 65,536 bits organized in a x1 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 16 address bits which are entered 8 bits (A0-A7) at a time. $\overline{\text{RAS}}$ is used to latch the first 8 bits and $\overline{\text{CAS}}$ the latter 8 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (high Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output pin(s), Q is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or RAS). This late $\overline{\text{WE}}$ pulse results in a READ-WRITE cycle.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory

cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ ONLY or HIDDEN refresh) so that all 256 combinations of $\overline{\text{RAS}}$ addresses (A0-A7) are executed at least every 4ms, regardless of sequence.

PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A7) defined page boundary. The PAGE MODE cycle is always initiated with a row address strobed in by $\overline{\text{RAS}}$ followed by a column address strobed in by $\overline{\text{CAS}}$. By holding $\overline{\text{RAS}}$ LOW, $\overline{\text{CAS}}$ may be toggled strobing in different column addresses executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the PAGE MODE operation.

FUNCTIONAL BLOCK DIAGRAM PAGE MODE



TRUTH TABLE

Function	RAS	CAS	WE	Addresses		
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
READ-WRITE	L	L	H→L→H	ROW	COL	Valid Data Out, Valid Data In
PAGE-MODE READ	L	H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H	L	ROW	COL	Valid Data In, Valid Data In
PAGE-MODE READ-WRITE	L	H→L→H	H→L→H	ROW	COL	Valid Data Out, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on V _{CC} supply relative to V _{SS}	-1.0V to +7.0V
Operating Temperature, T _A (Ambient)	0°C to +70°C
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1 Watt
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE Input leakage current, any input (0V ≤ V _{IN} ≤ V _{CC}), all other pins not under test = 0 volts	I _I	-10	10	μA	
OUTPUT LEAKAGE Output leakage current (Q is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{OZ}	-10	10	μA	
OUTPUT LEVELS Output High (Logic 1) voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	1
Output Low (Logic 0) voltage (I _{OUT} = 5mA)	V _{OL}		0.4	V	

(Notes: 1, 2, 3, 4, 6) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
STANDBY CURRENT (R _{AS} = C _{AS} = V _{IH} after 8 R _{AS} cycles)	I _{CC1}		4	mA	
OPERATING CURRENT (R _{AS} and C _{AS} Cycling)	I _{CC2}		30	mA	2
R _{AS} ONLY REFRESH CURRENT (C _{AS} = V _{IH})	I _{CC3}		20	mA	2
PAGE MODE CURRENT (R _{AS} = V _{IL} , C _{AS} = Cycling)	I _{CC4}		30	mA	2

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A ₀ -A ₇ , D	C _{I1}		5	pF	18
Input Capacitance: R _{AS} , C _{AS} , WE	C _{I2}		8	pF	18
Output Capacitance: Q	C _O		8	pF	18

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 10, 11, 17, 18) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ±10%)


DRAM

A.C. CHARACTERISTICS		-10		-12		-15		-20		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t _{RC}	195		230		260		330		ns	6, 7
READ-MODIFY-WRITE cycle time	t _{RWC}	220		255		295		370		ns	
PAGE-MODE cycle time	t _{PC}	90		100		120		170		ns	6, 7
Access time from $\overline{\text{RAS}}$	t _{RAC}		100		120		150		200	ns	7, 8
Access time from $\overline{\text{CAS}}$	t _{CAC}		50		60		75		120	ns	7, 9
$\overline{\text{RAS}}$ pulse width	t _{RAS}	100	10,000	120	10,000	150	10,000	200	10,000	ns	
$\overline{\text{RAS}}$ hold time	t _{RSH}	50		60		75		100		ns	
$\overline{\text{RAS}}$ precharge time	t _{RP}	80	20,000	90	20,000	100	20,000	120	20,000	ns	
$\overline{\text{CAS}}$ pulse width	t _{CAS}	50	10,000	60	10,000	75	10,000	120	10,000	ns	
$\overline{\text{CAS}}$ hold time	t _{CSH}	100		120		150		200		ns	
$\overline{\text{CAS}}$ precharge time	t _{CPN}	25		25		30		35		ns	19
$\overline{\text{CAS}}$ precharge time (PAGE-MODE)	t _{CP}	30		30		35		40		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t _{RCD}	25	50	25	60	25	75	30	80	ns	13
Row address set-up time	t _{ASR}	0		0		0		0		ns	
Row address hold time	t _{RAH}	15		15		20		25		ns	
Column address set-up time	t _{ASC}	0		0		0		0		ns	
Column address hold time	t _{CAH}	20		20		25		50		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	t _{AR}	70		80		100		130		ns	
READ command set-up time	t _{RCS}	0		0		0		0		ns	
READ command hold time referenced to $\overline{\text{CAS}}$	t _{RCH}	0		0		0		0		ns	14
READ command hold time referenced to $\overline{\text{RAS}}$	t _{RRH}	0		0		0		0		ns	
Output buffer turn-off delay	t _{OFF}	0	30	0	30	0	35	0	40	ns	12
WE command set-up time	t _{WCS}	0		0		0		0		ns	16
WRITE command hold time	t _{WCH}	35		40		45		60		ns	
WRITE command hold time referenced to $\overline{\text{RAS}}$	t _{WCR}	85		100		120		140		ns	
WRITE command pulse width	t _{WP}	35		40		45		50		ns	
WRITE command to $\overline{\text{RAS}}$ lead time	t _{RWL}	35		40		45		55		ns	
WRITE command to $\overline{\text{CAS}}$ lead time	t _{CWL}	35		40		45		55		ns	
Data-in set-up time	t _{DS}	0		0		0		0		ns	15
Data-in hold time	t _{DH}	35		40		45		55		ns	15
Data-in hold time referenced to $\overline{\text{RAS}}$	t _{DHR}	85		100		120		135		ns	
$\overline{\text{CAS}}$ to WE delay	t _{CWD}	40		50		60		100		ns	16
$\overline{\text{RAS}}$ to WE delay	t _{RWD}	90		110		135		180		ns	16
Transition time (rise or fall)	t _T	3	100	3	100	3	100	3	100	ns	5, 17
Refresh Period (256 cycles)	t _{REF}		4		4		4		4	ms	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ set-up time	t _{CRP}	10		15		20		20		ns	


NOTES

1. All voltages referenced to V_{SS} .
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of $100\mu s$ is required after power-up followed by any 8 \overline{RAS} cycles before proper device operation is assured. The 8 \overline{RAS} cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
4. AC characteristics assume $t_T = 5ns$.
5. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ C \leq T_A \leq 70^\circ C$) is assured.
7. Measured with a load equivalent to 2 TTL gates and $100pF$.
8. Assumes that $t_{RCD} < t_{RCD}^{(max)}$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that $t_{RCD} \geq t_{RCD}^{(max)}$.
10. If $\overline{CAS} = V_{IH}$, data output is high impedance.
11. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
12. $t_{OFF}^{(max)}$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
13. Operation within the $t_{RCD}^{(max)}$ limit ensures that $t_{RAC}^{(max)}$ can be met. $t_{RCD}^{(max)}$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}^{(max)}$ limit, then access time is controlled exclusively by t_{CAC} .
14. t_{RCH} is referenced to the first rising edge of \overline{RAS} or \overline{CAS} .
15. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and \overline{WE} leading edge in late WRITE or READ-WRITE cycles.
16. t_{WCS} , t_{RWD} and t_{CWD} are restrictive operating parameters in late READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS}^{(min)}$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{CWD} \geq t_{CWD}^{(min)}$ and $t_{RWD} \geq t_{RWD}^{(min)}$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
17. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
18. This parameter is sampled. Capacitance is calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$.
19. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .

READ CYCLE




EARLY-WRITE CYCLE






 DON'T CARE
 UNDEFINED

READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




PAGE-MODE READ CYCLE




 DON'T CARE
 UNDEFINED

PAGE-MODE EARLY-WRITE CYCLE



DRAM

RAS ONLY REFRESH CYCLE
(ADDR = A₀ - A₇)



-  DON'T CARE
-  UNDEFINED

DRAM

DRAM

64K x 4 DRAM

DRAM

FEATURES

- Industry standard pin-out, timing and functions
- All inputs, outputs, and clocks are fully TTL compatible
- Single +5V±10% power supply
- Low power, 15mW standby; 150mW active, typical
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS, and HIDDEN
- 256 cycle refresh in 4ms
- Optional Page Mode access cycle

OPTIONS

- Timing
 - 80ns access
 - 100ns access
 - 120ns access
 - 150ns access

MARKING


- Packages:
 - Plastic DIP
 - Ceramic DIP
 - Plastic ZIP
 - PLCC

None
C
Z
EJ

GENERAL DESCRIPTION


The MT4067 is a randomly accessed solid-state memory containing 262,144 bits organized in a x4 configuration. The 16 address bits are entered 8 bits at a time using $\overline{\text{RAS}}$ to latch the first 8 bits and $\overline{\text{CAS}}$ the latter 8 bits. If the $\overline{\text{WE}}$ pin goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin remains open until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output pin, the output pin is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ-MODIFY-WRITE cycle. Data-in is latched when $\overline{\text{WE}}$ strobes LOW.

By holding $\overline{\text{RAS}}$ LOW, $\overline{\text{CAS}}$ may be toggled to execute



several faster READ, WRITE, READ-WRITE or READ-MODIFY-WRITE cycles within the $\overline{\text{RAS}}$ address defined page boundary. Returning $\overline{\text{RAS}}$ HIGH terminates the memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing a $\overline{\text{RAS}}$ (refresh) cycle so that all 256 combinations of $\overline{\text{RAS}}$ addresses are executed at least every 4 ms (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity.

FUNCTIONAL BLOCK DIAGRAM
PAGE MODE



TRUTH TABLE

Function	RAS	CAS	WE	OE	Addresses		
					tR	tC	
Standby	H	H	H	H	X	X	High Impedance
READ	L	L	H	L	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	H	ROW	COL	Data In
READ-WRITE	L	L	H→L→H	L→H	ROW	COL	Valid Data Out, Valid Data In
PAGE-MODE READ	L	H→L→H	H	L	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H	L	H	ROW	COL	Valid Data In, Valid Data In
PAGE-MODE READ-WRITE	L	H→L→H	H→L→H	L→H	ROW	COL	Valid Data Out, Valid Data In
RAS ONLY REFRESH	L	H	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	H	ROW	COL	Valid Data Out
CAS-BEFORE-RAS REFRESH	H→L	L	H	H	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on V _{CC} supply relative to V _{SS}	-1.0V to +7.0V
Operating Temperature, T _A (Ambient)	0°C to +70°C
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1 Watt
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE Input leakage current, any input (0V ≤ V _{IN} ≤ V _{CC}), all other pins not under test = 0 volts	I _I	-10	10	μA	
OUTPUT LEAKAGE Output leakage current (Q is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{OZ}	-10	10	μA	
OUTPUT LEVELS Output High (Logic 1) voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	1
Output Low (Logic 0) voltage (I _{OUT} = 5mA)	V _{OL}		0.4	V	

(Notes: 1,2,3,4,6) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MAX				UNITS	NOTES
		-8	-10	-12	-15		
STANDBY CURRENT: TTL input levels (\overline{RAS} = \overline{CAS} = V _{IH} after 8 \overline{RAS} cycles)	I _{CC1}	5	5	5	5	mA	
OPERATING CURRENT (\overline{RAS} and \overline{CAS} = Cycling; t _{RC} = t _{RC(MIN)})	I _{CC2}	65	55	55	45	mA	2
OPERATING CURRENT: PAGE MODE (\overline{RAS} = V _{IL} , \overline{CAS} = Cycling; t _{PC} = t _{PC(MIN)})	I _{CC3}	65	55	55	45	mA	2
REFRESH CURRENT: \overline{RAS} ONLY (\overline{RAS} = Cycling; \overline{CAS} = V _{IH} ; t _{RC} = t _{RC(MIN)})	I _{CC4}	55	40	40	35	mA	2
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} (\overline{RAS} and \overline{CAS} = cycling, t _{RC} = t _{RC(MIN)})	I _{CC5}	65	55	55	45	mA	2,22

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A ₀ -A ₈	C _{I1}		5	pF	18
Input Capacitance: \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE}	C _{I2}		8	pF	18
Input/Output Capacitance: DQ	C _{I0}		7	pF	18

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 10, 11, 17, 18) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)


DRAM

A.C. CHARACTERISTICS		-8		-10		-12		-15		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t_{RC}	150		190		220		260		ns	6, 7
READ-MODIFY-WRITE cycle time	t_{RWC}	200		250		295		345		ns	
PAGE-MODE cycle time	t_{PC}	75		90		100		120		ns	6, 7
Access time from $\overline{\text{RAS}}$	t_{RAC}		80		100		120		150	ns	7, 8
Access time from $\overline{\text{CAS}}$	t_{CAC}		40		50		60		75	ns	7, 9
Output Enable	t_{OE}		25		25		30		40	ns	
$\overline{\text{RAS}}$ pulse width	t_{RAS}	80	10,000	100	10,000	120	10,000	150	10,000	ns	
$\overline{\text{RAS}}$ hold time	t_{RSH}	40		50		60		75		ns	
$\overline{\text{RAS}}$ precharge time	t_{RP}	60		80		90		100		ns	
$\overline{\text{CAS}}$ pulse width	t_{CAS}	40	10,000	50	10,000	60	10,000	75	10,000	ns	
$\overline{\text{CAS}}$ hold time	t_{CSH}	80		100		120		150		ns	
$\overline{\text{CAS}}$ precharge time	t_{CPN}	20		25		25		30		ns	19
$\overline{\text{CAS}}$ precharge time (PAGE-MODE)	t_{CP}	25		30		30		35		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t_{RCD}	20	40	25	50	25	60	25	75	ns	13
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ set-up time	t_{CRP}	10		15		20		20		ns	
Row address set-up time	t_{ASR}	0		0		0		0		ns	
Row address hold time	t_{RAH}	15		15		15		15		ns	
Column address set-up time	t_{ASC}	0		0		0		0		ns	
Column address hold time	t_{CAH}	15		20		20		25		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	t_{AR}	50		70		80		100		ns	
READ command set-up time	t_{RCS}	0		0		0		0		ns	
READ command hold time referenced to $\overline{\text{CAS}}$	t_{RCH}	0		0		0		0		ns	14
READ command hold time referenced to $\overline{\text{RAS}}$	t_{RRH}	0		0		0		0		ns	
Output buffer turn-off delay	t_{OFF}	0	25	0	30	0	30	0	35	ns	12
Output Disable	t_{OD}		25		30		30		35	ns	
$\overline{\text{WE}}$ command set-up time	t_{WCS}	0		0		0		0		ns	16
WRITE command hold time	t_{WCH}	15		35		40		45		ns	
WRITE command hold time referenced to $\overline{\text{RAS}}$	t_{WCR}	35		85		100		120		ns	
WRITE command pulse width	t_{WP}	15		35		40		45		ns	
WRITE command to $\overline{\text{RAS}}$ lead time	t_{RWL}	35		35		40		45		ns	
WRITE command to $\overline{\text{CAS}}$ lead time	t_{CWL}	35		35		40		45		ns	
Data-in set-up time	t_{DS}	0		0		0		0		ns	15
Data-in hold time	t_{DH}	15		35		40		45		ns	15
Data-in hold time reference to $\overline{\text{RAS}}$	t_{DHR}	35		60		65		70		ns	
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	t_{CWD}	50		70		90		110		ns	16
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	t_{RWD}	90		120		150		185		ns	16
Transition time (rise or fall)	t_T	3	100	3	100	3	100	3	100	ns	5, 17
Refresh Period (256 cycles)	t_{REF}		4		4		4		4	ms	22
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ refresh)	t_{CHR}	15		20		25		30		ns	21
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$) refresh	t_{CSR}	10		15		20		20		ns	21
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t_{RPC}	0		0		0		0		ns	21


NOTES



1. All voltages referenced to V_{SS} .
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100 μ s is required after power-up followed by any 8 \overline{RAS} cycles before proper device operation is assured. The 8 \overline{RAS} cycle wake-up should be repeated any time the 4ms refresh requirement is exceeded.
4. AC characteristics assume $t_T = 5$ ns.
5. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$) is assured.
7. Measured with a load equivalent to 2 TTL gates and 100pF.
8. Assumes that $t_{RCD} < t_{RCD}(\text{max})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$.
10. If $\overline{CAS} = V_{IH}$, data output is high impedance.
11. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
12. $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
13. Operation within the $t_{RCD}(\text{max})$ limit ensures that $t_{RAC}(\text{max})$ can be met. $t_{RCD}(\text{max})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
14. t_{RCH} is referenced to the first rising edge of \overline{RAS} or \overline{CAS} .
15. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and to the \overline{WE} leading edge in late WRITE or READ-MODIFY-WRITE cycles.
16. t_{WCS} , t_{CWD} and t_{RWD} are restrictive operating parameters in READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{CWD} \geq t_{CWD}(\text{min})$ and $t_{RWD} \geq t_{RWD}(\text{min})$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
17. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
18. Capacitance calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3\text{V}$ and $V_{CC} = 5\text{V}$. This parameter is sampled.
19. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CP} . Note 8 applies to determine valid data out.
20. During a READ cycle if \overline{OE} is LOW then taken HIGH before \overline{CAS} goes HIGH, (V_{IH}) Q goes open. If \overline{OE} is tied permanently LOW, a READ-MODIFY-WRITE operation is not possible.
21. On-chip refresh and address counters are enabled.
22. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = \text{LOW}$ and $\overline{OE} = \text{HIGH}$.

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED

READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




PAGE-MODE READ CYCLE




 DON'T CARE
 UNDEFINED


RAS ONLY REFRESH CYCLE
(ADDR = A₀ - A₇; WE = DON'T CARE.)



CAS-BEFORE-RAS REFRESH CYCLE
(A₀ - A₇, WE, OE = DON'T CARE.)



HIDDEN REFRESH CYCLE
(WE = HIGH)²²



DRAM

256K x 1 DRAM

DRAM

FEATURES

- Industry standard pin-out, timing and functions
- All inputs, outputs, and clocks are fully TTL compatible
- Single +5V±10% power supply
- Low power, 15mW standby; 150mW active, typical
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- 256 cycle refresh in 4ms
- Optional Page Mode access cycle

OPTIONS

- Timing
 - 80ns access
 - 100ns access
 - 120ns access
 - 150ns access


MARKING

- 8
- 10
- 12
- 15
- None
- C
- Z
- EJ

GENERAL DESCRIPTION


The MT1259 is a randomly accessed solid-state memory containing 262,144 bits organized in a x1 configuration. The 18 address bits are entered 9 bits at a time using $\overline{\text{RAS}}$ to latch the first 9 bits and $\overline{\text{CAS}}$ the latter 9 bits. If the $\overline{\text{WE}}$ pin goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin remains open until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output pin, the output pin is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ-MODIFY-WRITE cycle. Data-in is latched when $\overline{\text{WE}}$ strobes LOW.

By holding $\overline{\text{RAS}}$ LOW, $\overline{\text{CAS}}$ may be toggled to execute several faster READ, WRITE, READ-WRITE or READ-MODIFY-WRITE cycles within the $\overline{\text{RAS}}$ address defined page boundary. Returning $\overline{\text{RAS}}$ HIGH terminates the



memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing a $\overline{\text{RAS}}$ (refresh) cycle so that all 256 combinations of $\overline{\text{RAS}}$ addresses are executed at least every 4 ms (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity.

FUNCTIONAL BLOCK DIAGRAM
PAGE MODE



TRUTH TABLE

Function	RAS	CAS	WE	Addresses		
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
READ-WRITE	L	L	H→L→H	ROW	COL	Valid Data Out, Valid Data In
PAGE-MODE READ	L	H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H	L	ROW	COL	Valid Data In, Valid Data In
PAGE-MODE READ-WRITE	L	H→L→H	H→L→H	ROW	COL	Valid Data Out, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{CC} supply relative to V_{SS} -1.0V to +7.0V
 Operating Temperature, T_A(Ambient) 0°C to +70°C
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1 Watt
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE Input leakage current, any input (0V ≤ V _{IN} ≤ V _{CC}), all other pins not under test = 0 volts	I _I	-10	10	μA	
OUTPUT LEAKAGE Output leakage current (Q is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{OZ}	-10	10	μA	
OUTPUT LEVELS Output High (Logic 1) voltage (I _{OUT} = -5mA) Output Low (Logic 0) voltage (I _{OUT} = 5mA)	V _{OH} V _{OL}	2.4	0.4	V	1

(Notes: 1,2,3,4,6) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MAX				UNITS	NOTES
		-8	-10	-12	-15		
STANDBY CURRENT: TTL input levels (\overline{RAS} = \overline{CAS} = V _{IH} after 8 \overline{RAS} cycles)	I _{CC1}	5	5	5	5	mA	
OPERATING CURRENT (\overline{RAS} and \overline{CAS} = Cycling: t _{RC} = t _{RC(MIN)})	I _{CC2}	65	55	55	45	mA	2
OPERATING CURRENT: PAGE MODE (\overline{RAS} = V _{IL} , \overline{CAS} = Cycling: t _{PC} = t _{PC(MIN)})	I _{CC3}	65	55	55	45	mA	2
REFRESH CURRENT: \overline{RAS} ONLY (\overline{RAS} = Cycling: \overline{CAS} = V _{IH} : t _{RC} = t _{RC(MIN)})	I _{CC4}	55	40	40	35	mA	2
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} (\overline{RAS} and \overline{CAS} = cycling, t _{RC} = t _{RC(MIN)})	I _{CC5}	65	55	55	45	mA	2,20

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A ₀ -A ₈ , D	C _{I1}		5	pF	18
Input Capacitance: \overline{RAS} , \overline{CAS} , WE	C _{I2}		8	pF	18
Output Capacitance: Q	C _O		7	pF	18

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 10, 11, 17, 18) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ±10%)


DRAM

A.C. CHARACTERISTICS		-8		-10		-12		-15		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t ^{RC}	150		190		220		260		ns	6, 7
READ-MODIFY-WRITE cycle time	t ^{RWC}	180		220		255		295		ns	
PAGE-MODE cycle time	t ^{PC}	75		90		100		120		ns	6, 7
Access time from RAS	t ^{RAC}		80		100		120		150	ns	7, 8
Access time from CAS	t ^{CAC}		40		50		60		75	ns	7, 9
RAS pulse width	t ^{RAS}	80	10,000	100	10,000	120	10,000	150	10,000	ns	
RAS hold time	t ^{RSH}	40		50		60		75		ns	
RAS precharge time	t ^{RP}	60		80		90		100		ns	
CAS pulse width	t ^{CAS}	40	10,000	50	10,000	60	10,000	75	10,000	ns	
CAS hold time	t ^{CSH}	80		100		120		150		ns	
CAS precharge time	t ^{CPN}	20		25		25		30		ns	19
CAS precharge time (PAGE-MODE)	t ^{CP}	25		30		30		35		ns	
RAS to CAS delay time	t ^{RCD}	20	40	25	50	25	60	25	75	ns	13
CAS to RAS set-up time	t ^{CRP}	10		15		20		20		ns	
Row address set-up time	t ^{ASR}	0		0		0		0		ns	
Row address hold time	t ^{RAH}	15		15		15		15		ns	
Column address set-up time	t ^{ASC}	0		0		0		0		ns	
Column address hold time	t ^{CAH}	15		20		20		25		ns	
Column address hold time referenced to RAS	t ^{AR}	50		70		80		100		ns	
READ command set-up time	t ^{RCS}	0		0		0		0		ns	
READ command hold time referenced to CAS	t ^{RCH}	0		0		0		0		ns	14
READ command hold time referenced to RAS	t ^{RRH}	0		0		0		0		ns	
Output buffer turn-off delay	t ^{OFF}	0	25	0	30	0	30	0	35	ns	12
WE command set-up time	t ^{WCS}	0		0		0		0		ns	16
WRITE command hold time	t ^{WCH}	15		35		40		45		ns	
WRITE command hold time referenced to RAS	t ^{WCR}	35		85		100		120		ns	
WRITE command pulse width	t ^{WP}	15		35		40		45		ns	
WRITE command to RAS lead time	t ^{RWL}	35		35		40		45		ns	
WRITE command to CAS lead time	t ^{CWL}	35		35		40		45		ns	
Data-in set-up time	t ^{DS}	0		0		0		0		ns	15
Data-in hold time	t ^{DH}	15		35		40		45		ns	15
Data-in hold time referenced to RAS	t ^{DHR}	35		85		100		120		ns	
CAS to WE delay	t ^{CWD}	30		40		50		60		ns	16
RAS to WE delay	t ^{RWD}	70		90		110		135		ns	16
Transition time (rise or fall)	t ^T	3	100	3	100	3	100	3	100	ns	5, 17
Refresh Period (256 cycles)	t ^{REF}		4		4		4		4	ms	21
CAS hold time (CAS-before-RAS refresh)	t ^{CHR}	15		20		25		30		ns	20
CAS set-up time (CAS-BEFORE-RAS) refresh	t ^{CSR}	10		15		20		20		ns	20
RAS to CAS precharge time	t ^{RPC}	0		0		0		0		ns	20


NOTES

1. All voltages referenced to V_{SS} .
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of $100\mu s$ is required after power-up followed by any 8 \overline{RAS} cycles before proper device operation is assured. The 8 \overline{RAS} cycle wake-up should be repeated any time the 4ms refresh requirement is exceeded.
4. AC characteristics assume $t_T = 5ns$.
5. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ C \leq T_A \leq 70^\circ C$) is assured.
7. Measured with a load equivalent to 2 TTL gates and 100pF.
8. Assumes that $t_{RCD} < t_{RCD}(\max)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
10. If $\overline{CAS} = V_{IH}$, data output is high impedance.
11. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
12. $t_{OFF}(\max)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
13. Operation within the $t_{RCD}(\max)$ limit ensures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
14. t_{RCH} is referenced to the first rising edge of \overline{RAS} or \overline{CAS} .
15. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and to the \overline{WE} leading edge in late WRITE or READ-MODIFY-WRITE cycles.
16. t_{WCS} , t_{CWD} and t_{RWD} are restrictive operating parameters in READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{CWD} \geq t_{CWD}(\min)$ and $t_{RWD} \geq t_{RWD}(\min)$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
17. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
18. Capacitance calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$. This parameter is sampled.
19. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CP} . Note 8 applies to determine valid data out.
20. On-chip refresh and address counters are enabled.
21. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = LOW$.

READ CYCLE




EARLY-WRITE CYCLE






DON'T CARE
 UNDEFINED

READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




PAGE-MODE READ CYCLE




 DON'T CARE
 UNDEFINED

PAGE-MODE EARLY-WRITE CYCLE




DRAM


RAS ONLY REFRESH CYCLE
 (ADDR = A₀ - A₇; A₈ and \overline{WE} = DON'T CARE.)



CAS-BEFORE-RAS REFRESH CYCLE
 (A₀ - A₈ and \overline{WE} = DON'T CARE.)



HIDDEN REFRESH CYCLE
 (\overline{WE} = HIGH)²¹



 DON'T CARE
 UNDEFINED

DRAM

256K x 4 DRAM

FAST PAGE MODE

DRAM

FEATURES

- Industry standard x4 pin-out, timing, functions and packages
- High performance, CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 5mW standby; 175mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 512 cycle refresh in 8ms
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- Optional Fast Page Mode access cycle

OPTIONS


- Timing
 - 80ns access
 - 100ns access
 - 120ns access
- Packages
 - Plastic DIP
 - Ceramic DIP
 - Plastic ZIP
 - Plastic SOJ

MARKING


- 8
- 10
- 12
- None
- C
- Z
- DJ

PIN ASSIGNMENT (Top View)


20 Pin DIP (PD, CD)



20 Pin ZIP (ZB)



20 Pin SOJ (DJA)



GENERAL DESCRIPTION


The MT4C4256 is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x4 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 18 address bits which are entered 9 bits (A0-A8) at a time. $\overline{\text{RAS}}$ is used to latch the first 9 bits and $\overline{\text{CAS}}$ the latter 9 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (high Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output pin, Q is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ-WRITE cycle. The 4 data inputs and 4 data outputs are routed through 4 pins using common I/O and pin direction is controlled by $\overline{\text{WE}}$ and $\overline{\text{OE}}$.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, or HIDDEN refresh) so that all 512 combinations of $\overline{\text{RAS}}$ addresses (A0-A8) are executed at least every 8ms, regardless of sequence. The $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ refresh will increment refresh counter for automatic $\overline{\text{RAS}}$ addressing.

PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A8) defined page boundary. The PAGE MODE cycle is always initiated with a row address strobed in by $\overline{\text{RAS}}$ followed by a column address strobed in by $\overline{\text{CAS}}$. By holding $\overline{\text{RAS}}$ LOW, $\overline{\text{CAS}}$ may be toggled strobing in different column addresses executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the PAGE MODE operation.

DRAM

FUNCTIONAL BLOCK DIAGRAM
FAST PAGE MODE



TRUTH TABLE

Function	RAS	CAS	WE	OE	TF	Addresses		
						tR	tC	
Standby	H	H	H	H	X	X	X	High Impedance
READ	L	L	H	L	X	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	H	X	ROW	COL	Data In
READ-WRITE	L	L	H→L→H	L→H	X	ROW	COL	Valid Data Out, Valid Data In
PAGE-MODE READ	L	H→L→H	H	L	X	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H	L	H	X	ROW	COL	Valid Data In, Valid Data In
PAGE-MODE READ-WRITE	L	H→L→H	H→L→H	L→H	X	ROW	COL	Valid Data Out, Valid Data In
RAS ONLY REFRESH	L	H	H	H	X	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	H	X	ROW	COL	Valid Data Out
CAS-BEFORE-RAS REFRESH	H→L	L	H	H	X	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on V _{CC} supply relative to V _{SS}	-1.0V to +7.0V
Operating Temperature, T _A (Ambient)	0°C to +70°C
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1 Watt
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT any input (0V ≤ V _{IN} ≤ 6.5V, all other pins not under test = 0 volts)	I _I	-10	10	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS					
Output High voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	
Output Low voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

(Notes : 1, 3, 4, 6, 7) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-8	-10	-12		
OPERATING CURRENT Average power supply operating current (\overline{RAS} , \overline{CAS} , Address Cycling: t _{RC} = t _{RC(MIN)})	I _{CC1}	70	60	50	mA	3, 4
STANDBY CURRENT (TTL) Power supply standby current ($\overline{RAS} = \overline{CAS} = V_{IH}$)	I _{CC2}	3	2	2	mA	
\overline{RAS} ONLY REFRESH CURRENT Average power supply current, \overline{RAS} ONLY mode (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$: t _{RC} = t _{RC(MIN)})	I _{CC3}	70	60	50	mA	3
FAST PAGE MODE CURRENT Average power supply current, Fast Page Mode ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: t _{PC} = t _{PC(MIN)})	I _{CC4}	50	40	30	mA	3,4
STANDBY CURRENT (CMOS) Power supply standby current ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$)	I _{CC5}	1	1	1	mA	25
\overline{CAS} -BEFORE- \overline{RAS} REFRESH CURRENT Average power supply current, \overline{CAS} -BEFORE- \overline{RAS} Mode (\overline{RAS} , \overline{CAS} , Address Cycling: t _{RC} = t _{RC(MIN)})	I _{CC6}	70	60	50	mA	3

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A ₀ -A ₈	C _{I1}		5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$	C _{I2}		7	pF	2
Input/Output Capacitance: DQ	C _{I0}		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T_A ≤ +70°C, V_{CC} = 5.0V ± 10%)

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t ¹ RC	160		190		220		ns	
READ-WRITE cycle time	t ¹ RWC	215		220		295		ns	
FAST PAGE MODE READ or WRITE cycle time	t ¹ PC	45		55		70		ns	
FAST PAGE MODE READ-WRITE cycle time	t ¹ PRWC	100		115		140		ns	
Access time from $\overline{\text{RAS}}$	t ¹ RAC		80		100		120	ns	14
Access time from $\overline{\text{CAS}}$	t ¹ CAC		20		25		30	ns	15
Output Enable	t ¹ OE		20		25		30	ns	
Access time from column address	t ¹ AA		40		50		60	ns	
Access time from $\overline{\text{CAS}}$ precharge	t ¹ CPA		45		55		65	ns	
$\overline{\text{RAS}}$ pulse width	t ¹ RAS	80	10,000	100	10,000	120	10,000	ns	
$\overline{\text{RAS}}$ pulse width (PAGE MODE)	t ¹ RASP	80	100,000	100	100,000	120	100,000	ns	
$\overline{\text{RAS}}$ hold time	t ¹ RSH	25		25		35		ns	
$\overline{\text{RAS}}$ precharge time	t ¹ RP	70		80		90		ns	
$\overline{\text{CAS}}$ pulse width	t ¹ CAS	20	10,000	25	10,000	35	10,000	ns	
$\overline{\text{CAS}}$ hold time	t ¹ CSH	80		100		120		ns	
$\overline{\text{CAS}}$ precharge time	t ¹ CPN	15		15		20		ns	16
$\overline{\text{CAS}}$ precharge time (PAGE MODE)	t ¹ CP	10		10		15		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t ¹ RCD	20	60	25	75	25	90	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t ¹ CRP	5		5		10		ns	
Row address set-up time	t ¹ ASR	0		0		0		ns	
Row address hold time	t ¹ RAH	12		15		15		ns	
$\overline{\text{RAS}}$ to column address delay time	t ¹ RAD	17	40	20	50	20	60	ns	18
Column address set-up time	t ¹ ASC	0		0		0		ns	
Column address hold time	t ¹ CAH	15		20		25		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$)	t ¹ AR	60		70		85		ns	
Column address to $\overline{\text{RAS}}$ lead time	t ¹ RAL	40		50		60		ns	
Read command set-up time	t ¹ RCS	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	t ¹ RCH	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	t ¹ RRH	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in low-Z	t ¹ CLZ	0		0		0		ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Output buffer turn-off delay	t_{OFF}	0	20	0	20	0	35	ns	20
Output Disable	t_{OD}		20		20		35	ns	
\overline{WE} command set-up time	t_{WCS}	0		0		0		ns	21
Write command hold time	t_{WCH}	15		20		25		ns	
Write command hold time (referenced to \overline{RAS})	t_{WCR}	60		75		85		ns	
Write command pulse width	t_{WP}	15		20		25		ns	
Write command to \overline{RAS} lead time	t_{RWL}	25		25		30		ns	
Write command to \overline{CAS} lead time	t_{CWL}	25		25		30		ns	
Data-in set-up time	t_{DS}	0		0		0		ns	22
Data-in hold time	t_{DH}	20		20		25		ns	22
Data-in hold time (referenced to \overline{RAS})	t_{DHR}	60		75		90		ns	
\overline{RAS} to \overline{WE} delay time	t_{RWD}	110		130		160		ns	21
Column address to \overline{WE} delay time	t_{AWD}	70		80		100		ns	21
\overline{CAS} to \overline{WE} delay time	t_{CWD}	55		65		75		ns	21
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	t_{REF}		8		8		8	ms	
\overline{RAS} to \overline{CAS} Precharge time	t_{RPC}	0		0		0		ns	
\overline{CAS} set-up time (\overline{CAS} -BEFORE- \overline{RAS} refresh)	t_{CSR}	10		10		10		ns	5
\overline{CAS} hold time (\overline{CAS} -BEFORE- \overline{RAS} refresh)	t_{CHR}	30		30		30		ns	5


NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is calculated from the equation $C = \frac{\Delta I \Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by any 8 \overline{RAS} cycles before proper device operation is assured. The 8 \overline{RAS} cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and 100pF.
14. Assumes that $t_{RCD} < t_{RCD}(\max)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD}(\max)$ limit ensures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD}(\max)$ limit ensures that $t_{RCD}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF}(\max)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD}(\min)$, $t_{AWD} \geq t_{AWD}(\min)$ and $t_{CWD} \geq t_{CWD}(\min)$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
22. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and \overline{WE} leading edge in late WRITE or READ-WRITE cycles.
23. During a READ cycle, if \overline{OE} is LOW then taken HIGH before \overline{CAS} goes HIGH, Q goes open. If \overline{OE} is tied permanently LOW a READ-WRITE or READ-MODIFY-WRITE operation is not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = \text{LOW}$ and $\overline{OE} = \text{HIGH}$.
25. All other inputs at $V_{CC} - 0.2V$.

READ CYCLE




EARLY-WRITE CYCLE






 DON'T CARE
 UNDEFINED

READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




PAGE-MODE READ CYCLE




 DON'T CARE
 UNDEFINED

PAGE-MODE EARLY-WRITE CYCLE




PAGE-MODE READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




DON'T CARE
 UNDEFINED


RAS ONLY REFRESH CYCLE
 (ADDR = A₀ - A₈; \overline{WE} = DON'T CARE.)



CAS-BEFORE-RAS REFRESH CYCLE
 (A₀ - A₈; \overline{WE} and \overline{OE} = DON'T CARE)



HIDDEN REFRESH CYCLE
 (\overline{WE} = HIGH, \overline{OE} = LOW)²⁴



DRAM

256K x 4 DRAM

STATIC COLUMN

DRAM

FEATURES

- Industry standard x4 pin-out, timing, functions and packages
- High performance, CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 5mW standby; 175mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 512 cycle refresh distributed across 8ms
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- Optional Static Column access cycle

OPTIONS

- Timing
 - 80ns access
 - 100ns access
 - 120ns access
- Packages
 - Plastic DIP
 - Ceramic DIP
 - Plastic ZIP
 - Plastic SOJ

MARKING


- 8
- 10
- 12
- None
- C
- Z
- DJ

GENERAL DESCRIPTION


The MT4C4258 is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x4 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 18 address bits which are entered 9 bits (A0-A8) at a time. $\overline{\text{RAS}}$ is used to latch the first 9 bits and $\overline{\text{CAS}}$ the latter 9 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle data, in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (high Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output pin(s), Q is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ-WRITE cycle. The 4 data inputs and 4 data outputs are routed through 4 pins using common I/O and pin direction is controlled by $\overline{\text{WE}}$ and $\overline{\text{OE}}$.

PIN ASSIGNMENT (Top View)


20 Pin DIP (PD, CD)



20 Pin ZIP (ZB)




20 Pin SOJ (DJA)



Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, or HIDDEN refresh) so that all 512 combinations of $\overline{\text{RAS}}$ addresses (A0-A8) are executed at least every 8ms, regardless of sequence. The $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ refresh will increment refresh counter for automatic $\overline{\text{RAS}}$ addressing.

STATIC COLUMN operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The STATIC COLUMN cycle is always initiated with a row address strobed in by $\overline{\text{RAS}}$ followed by a column address strobed in by $\overline{\text{CAS}}$. By holding $\overline{\text{RAS}}$ LOW, the column address may be toggled strobing in different column addresses executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the STATIC COLUMN operation.

FUNCTIONAL BLOCK DIAGRAM
STATIC COLUMN



DRAM

TRUTH TABLE

Function	RAS	CAS	WE	OE	TF	Addresses		
						tR	tC	
Standby	H	H	H	H	X	X	X	High Impedance
READ	L	L	H	L	X	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	H	X	ROW	COL	Data In
READ-WRITE	L	L	H→L→H	L→H	X	ROW	COL	Valid Data Out, Valid Data In
STATIC COLUMN READ	L	L	H	L	X	ROW	COL→COL	Valid Data Out, Valid Data Out
STATIC COLUMN WRITE	L	L	L	H	X	ROW	COL→COL	Valid Data In, Valid Data In
STATIC COLUMN READ-WRITE	L	L	H→L→H	L→H	X	ROW	COL→COL	Valid Data Out, Valid Data In
RAS ONLY REFRESH	L	H	H	H	X	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	H	X	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	H	X	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss	-1.0V to +7.0V
Operating Temperature, T _A (Ambient)	0°C to +70°C
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1 Watt
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT any input (0V ≤ V _{IN} ≤ V _{CC}), all other pins not under test = 0 volts)	I _I	-10	10	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{OZ}	-10	10	μA	
OUTPUT LEVELS Output High voltage (I _{OUT} = -5mA) Output Low voltage (I _{OUT} = 4.2mA)	V _{OH} V _{OL}	2.4	0.4	V V	

(Notes : 1, 3, 4, 6, 7) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-8	-10	-12		
OPERATING CURRENT ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling; t _{RC} = t _{RC(MIN)})	I _{CC1}	70	60	50	mA	3, 4
OPERATING CURRENT: STATIC COLUMN ($\overline{\text{RAS}}$ = V _{IL} , $\overline{\text{CAS}}$ = Cycling; t _{PC} = t _{PC(MIN)})	I _{CC2}	70	60	50	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ($\overline{\text{RAS}}$ = $\overline{\text{CAS}}$ = V _{IH} after 8 $\overline{\text{RAS}}$ cycles min.)	I _{CC3}	3	2	2	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ($\overline{\text{RAS}}$ = $\overline{\text{CAS}}$ = V _{CC} - 0.2V after 8 $\overline{\text{RAS}}$ cycles min. All other inputs at V _{CC} -0.2V or V _{SS} + 0.2V)	I _{CC4}	1	1	1	mA	
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY ($\overline{\text{RAS}}$ = Cycling; $\overline{\text{CAS}}$ = V _{IH})	I _{CC5}	70	60	50	mA	3
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling)	I _{CC6}	70	60	50	mA	3, 5

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A ₀ -A ₈	C _{I1}		5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$	C _{I2}		7	pF	2
Input/Output Capacitance: DQ	C _{I0}		7	pF	2

DRAM

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T_A ≤ +70°C; V_{CC} = 5.0V ± 10%)

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	^t RC	150		180		220		ns	
READ-MODIFY-WRITE cycle time	^t RWC	205		245		255		ns	
Access time from $\overline{\text{RAS}}$	^t RAC		80		100		120	ns	14
Access time from $\overline{\text{CAS}}$	^t CAC		25		30		30	ns	15
Output Enable	^t OE		25		25		25	ns	
Access time from column address	^t AA		40		50		60	ns	
Access time from $\overline{\text{CAS}}$ precharge	^t CPA		45		55		65	ns	
$\overline{\text{RAS}}$ pulse width	^t RAS	80	10,000	100	10,000	120	10,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	25		25		30		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	60		70		90		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	25	10,000	30	10,000	30	10,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	80		100		120		ns	
$\overline{\text{CAS}}$ precharge time	^t CPN	10		15		20		ns	16
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	55	25	70	15	90	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	10		15		10		ns	
Row address set-up time	^t ASR	0		0		ns			
Row address hold time	^t RAH	10		15		15		ns	
$\overline{\text{RAS}}$ to column address delay time	^t RAD	15	40	20	50	15	60	ns	18
Column address set-up time	^t ASC	0		0		ns			
Column address hold time	^t CAH	15		20		20		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	95		115		130		ns	
Column address to $\overline{\text{RAS}}$ lead time	^t RAL	40		50		60		ns	
Read command set-up time	^t RCS	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in low-Z	^t CLZ	0		0		0		ns	
Output buffer turn-off delay	^t OFF	0	20	0	30	0	25	ns	20
Output Disable	^t OD		20		30		25	ns	
$\overline{\text{WE}}$ command set-up time	^t WCS	0		0		ns	21		
Write command hold time	^t WCH	15		20		25		ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T_A ≤ +70°C, V_{CC} = 5.0V ± 10%)

A.C. CHARACTERISTICS	SYM	-8		-10		-12		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Write command hold time (referenced to RAS)	^t WCR	60		75		80		ns	
Write command pulse width	^t WP	15		20		25		ns	
Write command to RAS lead time	^t RWL	20		25		30		ns	
Write command to CAS lead time	^t CWL	20		25		30		ns	
Write inactive time	^t WI	10		10		10		ns	
Data-in set-up time	^t DS	0		0		0		ns	22
Data-in hold time	^t DH	15		20		20		ns	22
Data-in hold time (referenced to RAS)	^t DHR	70		80		90		ns	
RAS to WE delay time	^t RWD	110		135		150		ns	21
Column address to WE delay time	^t AWD	70		85		100		ns	21
CAS to WE delay time	^t CWD	55		65		80		ns	21
Transition time (rise or fall)	^t T	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	^t REF		8		8		8	ms	
RAS to CAS Precharge time	^t RPC	0		0		0		ns	
CAS set-up time (CAS-BEFORE-RAS refresh)	^t CSR	10		10		10		ns	5
CAS hold time (CAS-BEFORE-RAS refresh)	^t CHR	30		30		30		ns	5
STATIC COLUMN MODE cycle time	^t SC	45		55		65		ns	
RAS pulse width (STATIC COLUMN)	^t RASC	80	100,000	100	100,000	120	100,000	ns	
CAS precharge time (STATIC COLUMN)	^t CP	10		10		15		ns	
STATIC COLUMN READ-MODIFY-WRITE cycle time	^t SRMW	110		135		160		ns	
Last write to column address delay time	^t LWAD	20	40	25	45	30	55	ns	
Last write to column address hold time	^t AHLW	75		95		115		ns	
RAS hold time referenced to OE	^t ROH	10		20		20		ns	
Output data hold time from column address	^t AOH	5	—	5	—	5	—	ns	
Output data enable from write	^t OW		20		30		35	ns	
OE to data delay	^t OED	20		25		30		ns	
OE command hold time	^t OEH	20		25		25		ns	
Access time from last write	^t ALW		75		95		115	ns	


NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by any 8 \overline{RAS} cycles before proper device operation is assured. The 8 \overline{RAS} cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. $V_{IH\ min}$ and $V_{IL\ max}$ are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and $100pF$.
14. Assumes that $t_{RCD} < t_{RCD\ (max)}$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD\ (max)}$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD\ (max)}$ limit ensures that $t_{RAC\ (max)}$ can be met. $t_{RCD\ (max)}$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD\ (max)}$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD\ (max)}$ limit ensures that $t_{RCD\ (max)}$ can be met. $t_{RAD\ (max)}$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD\ (max)}$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF\ (max)}$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS\ (min)}$, the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD\ (min)}$, $t_{AWD} \geq t_{AWD\ (min)}$ and $t_{CWD} \geq t_{CWD\ (min)}$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
22. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and \overline{WE} leading edge in late WRITE or READ-WRITE cycles.
23. During a READ cycle, if \overline{OE} is LOW then taken HIGH, Q goes open. If \overline{OE} is tied permanently LOW a READ-WRITE or READ-MODIFY-WRITE operation is not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = \text{LOW}$ and $\overline{OE} = \text{HIGH}$.

READ CYCLE




EARLY-WRITE CYCLE






 DON'T CARE
 UNDEFINED

READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




STATIC COLUMN READ CYCLE




 DON'T CARE
 UNDEFINED


STATIC COLUMN EARLY-WRITE CYCLE




**STATIC COLUMN READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)**




RAS ONLY REFRESH CYCLE (ADDR = A₀ - A₈; WE = DON'T CARE.)



CAS-BEFORE-RAS REFRESH CYCLE (A₀ - A₈, WE and OE = DON'T CARE)



HIDDEN REFRESH CYCLE (WE = HIGH, OE=LOW)²⁴



DRAM

1MEG x 1 DRAM

FAST PAGE MODE

DRAM

FEATURES

- Industry standard x1 pin-out, timing, functions and packages
- High performance, CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 5mW standby; 175mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 512 cycle refresh in 8ms
- Refresh modes: \overline{RAS} ONLY, \overline{CAS} -BEFORE- \overline{RAS} , and HIDDEN
- Optional Fast Page Mode access cycle

OPTIONS


- Timing
 - 80ns access - 8
 - 100ns access -10
 - 120ns access -12
- Packages
 - Plastic DIP None
 - Ceramic DIP C
 - Plastic ZIP Z
 - Plastic SOJ DJ

MARKING


None
C
Z
DJ

PIN ASSIGNMENT (Top View)


18 Pin DIP (PC, CB)



20 Pin ZIP (ZB)



20 Pin SOJ (DJA)



*Address not used for \overline{RAS} ONLY refresh
 **TF = Test Function. V_{IN} must be disconnected or between V_{SS} and V_{CC} for normal operation.

GENERAL DESCRIPTION


The MT4C1024 is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x1 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 20 address bits which are entered 10 bits (A0-A9) at a time. \overline{RAS} is used to latch the first 10 bits and \overline{CAS} the latter 10 bits. A READ or WRITE cycle is selected with the \overline{WE} input. A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin (Q) remains open (high Z) until the next \overline{CAS} cycle. If \overline{WE} goes LOW after data reaches the output pin, Q is activated and retains the selected cell data as long as \overline{CAS} remains LOW (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse results in a READ-WRITE cycle.

Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory

cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the \overline{RAS} high time. Memory cell data is retained in its correct state by maintaining power and executing any \overline{RAS} cycle (READ, WRITE, \overline{RAS} ONLY, \overline{CAS} -BEFORE- \overline{RAS} , or HIDDEN refresh) so that all 512 combinations of \overline{RAS} addresses (A0-A8) are executed at least every 8ms, regardless of sequence. The \overline{CAS} -BEFORE- \overline{RAS} refresh will increment refresh counter for automatic \overline{RAS} addressing.

PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The PAGE MODE cycle is always initiated with a row address strobed in by \overline{RAS} followed by a column address strobed in by \overline{CAS} . By holding \overline{RAS} LOW, \overline{CAS} may be toggled strobing in different column addresses executing faster memory cycles. Returning \overline{RAS} HIGH terminates the PAGE MODE operation.

**FUNCTIONAL BLOCK DIAGRAM
FAST PAGE MODE**



TRUTH TABLE

Function	RAS	CAS	WE	TF	Addresses		
					tR	tC	
Standby	H	H	H	X	X	X	High Impedance
READ	L	L	H	X	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	X	ROW	COL	Data In
READ-WRITE	L	L	H→L→H	X	ROW	COL	Valid Data Out, Valid Data In
PAGE-MODE READ	L	H→L→H	H	X	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H	L	X	ROW	COL	Valid Data In, Valid Data In
PAGE-MODE READ-WRITE	L	H→L→H	H→L→H	X	ROW	COL	Valid Data Out, Valid Data In
RAS ONLY REFRESH	L	H	H	X	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	X	ROW	COL	Valid Data Out
CAS-BEFORE-RAS REFRESH	H→L	L	H	X	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss	-1.0V to +7.0V
Operating Temperature, T _A (Ambient)	0°C to +70°C
Storage Temperature (Ceramic)	-55°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	600mW
Soldering Temperature (soldering 10 sec)	260°C
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT any input (0V ≤ V _{IN} ≤ 6.5V, all other pins not under test = 0 volts)	I _I	-10	10	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS					
Output High voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	
Output Low voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

(Notes : 1, 3, 4, 6, 7) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-8	-10	-12		
OPERATING CURRENT Average power supply operating current (\overline{RAS} , \overline{CAS} , Address Cycling: t _{rc} = t _{rc} (MIN))	I _{CC1}	70	60	50	mA	3, 4
STANDBY CURRENT (TTL) Power supply standby current (\overline{RAS} = \overline{CAS} = V _{IH})	I _{CC2}	2	2	2	mA	
\overline{RAS} ONLY REFRESH CURRENT Average power supply current, \overline{RAS} ONLY mode (RAS Cycling, \overline{CAS} =V _{IH} : t _{rc} = t _{rc} (MIN))	I _{CC3}	70	60	50	mA	3
FAST PAGE MODE CURRENT Average power supply current, Fast Page Mode (\overline{RAS} = V _{IL} , \overline{CAS} , Address Cycling: t _{pc} = t _{pc} (MIN))	I _{CC4}	50	40	30	mA	3,4
STANDBY CURRENT (CMOS) Power supply standby current (\overline{RAS} = \overline{CAS} = V _{CC} -0.2V)	I _{CC5}	1	1	1	mA	24
\overline{CAS} -BEFORE- \overline{RAS} REFRESH CURRENT Average power supply current, \overline{CAS} -BEFORE- \overline{RAS} Mode (RAS, CAS, Address Cycling: t _{rc} = t _{rc} (MIN))	I _{CC6}	70	60	50	mA	3

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9, D	C _{I1}		5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	C _{I2}		7	pF	2
Output Capacitance: Q	C _O		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T_A ≤ +70°C, V_{CC} = 5.0V ± 10%)

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	^t RC	160		190		220		ns	
READ-WRITE cycle time	^t RWC	185		220		255		ns	
FAST PAGE-MODE READ or WRITE cycle time	^t PC	45		55		70		ns	
FAST PAGE-MODE READ-WRITE cycle time	^t PRWC	70		85		105		ns	
Access time from $\overline{\text{RAS}}$	^t RAC		80		100		120	ns	14
Access time from $\overline{\text{CAS}}$	^t CAC		20		25		30	ns	15
Access time from column address	^t AA		40		50		60	ns	
Access time from $\overline{\text{CAS}}$ precharge	^t CPA		45		55		65	ns	
$\overline{\text{RAS}}$ pulse width	^t RAS	80	10,000	100	10,000	120	10,000	ns	
$\overline{\text{RAS}}$ pulse width (PAGE MODE)	^t RASP	80	100,000	100	100,000	120	100,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	25		25		30		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	70		80		90		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	20	10,000	25	10,000	30	10,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	80		100		120		ns	
$\overline{\text{CAS}}$ precharge time	^t CPN	15		15		20		ns	16
$\overline{\text{CAS}}$ precharge time (PAGE MODE)	^t CP	10		10		15		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	60	25	75	25	90	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	5		5		10		ns	
Row address set-up time	^t ASR	0		0		0		ns	
Row address hold time	^t RAH	12		15		15		ns	
$\overline{\text{RAS}}$ to column address delay time	^t RAD	17	40	20	50	20	60	ns	18
Column address set-up time	^t ASC	0		0		0		ns	
Column address hold time	^t CAH	15		20		25		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	60		70		85		ns	
Column address to $\overline{\text{RAS}}$ lead time	^t RAL	40		50		60		ns	
Read command set-up time	^t RCS	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in low-Z	^t CLZ	0		0		0		ns	
Output buffer turn-off delay	^t OFF	0	20	0	20	0	35	ns	20
$\overline{\text{WE}}$ command set-up time	^t WCS	0		0		0		ns	21

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command hold time	t^{WCH}	15		20		25		ns	
Write command hold time (referenced to RAS)	t^{WCR}	60		75		85		ns	
Write command pulse width	t^{WP}	15		20		25		ns	
Write command to RAS lead time	t^{RWL}	25		25		30		ns	
Write command to CAS lead time	t^{CWL}	20		25		30		ns	
Data-in set-up time	t^{DS}	0		0		0		ns	22
Data-in hold time	t^{DH}	20		20		25		ns	22
Data-in hold time (referenced to RAS)	t^{DHR}	60		75		90		ns	
RAS to WE delay time	t^{RWD}	80		100		120		ns	21
Column address to WE delay time	t^{AWD}	40		50		60		ns	21
CAS to WE delay time	t^{CWD}	20		25		30		ns	21
Transition time (rise or fall)	t^{T}	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	t^{REF}		8		8		8	ms	
RAS to CAS Precharge time	t^{RPC}	0		0		0		ns	
CAS set-up time (CAS-BEFORE-RAS refresh)	t^{CSR}	10		10		10		ns	5
CAS hold time (CAS-BEFORE-RAS refresh)	t^{CHR}	30		30		30		ns	5


NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by any 8 \overline{RAS} cycles before proper device operation is assured. The 8 \overline{RAS} cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. $V_{IH\ min}$ and $V_{IL\ max}$ are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and $100pF$.
14. Assumes that $t_{RCD} < t_{RCD\ (max)}$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD\ (max)}$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD\ (max)}$ limit ensures that $t_{RAC\ (max)}$ can be met. $t_{RCD\ (max)}$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD\ (max)}$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD\ (max)}$ limit ensures that $t_{RCD\ (max)}$ can be met. $t_{RAD\ (max)}$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD\ (max)}$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF\ (max)}$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS\ (min)}$, the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD\ (min)}$, $t_{AWD} \geq t_{AWD\ (min)}$ and $t_{CWD} \geq t_{CWD\ (min)}$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
22. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and \overline{WE} leading edge in late WRITE or READ-WRITE cycles.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = LOW$.
24. All other inputs equal $V_{CC} - 0.2V$.

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED

READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




PAGE-MODE READ CYCLE




DON'T CARE
 UNDEFINED


RAS ONLY REFRESH CYCLE
(ADDR = A₀ - A₈; A₉ and WE = DON'T CARE.)





CAS-BEFORE-RAS REFRESH CYCLE
(A₀ - A₉ and WE = DON'T CARE)



HIDDEN REFRESH CYCLE
(WE = HIGH)²³



 DON'T CARE
 UNDEFINED

DRAM

1MEG x 1 DRAM

NIBBLE MODE

DRAM

FEATURES

- Industry standard x1 pin-out, timing, functions and packages
- High performance, CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 5mW standby; 175mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 512 cycle refresh distributed across 8ms
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- Optional Nibble Mode access cycle

OPTIONS

- Timing
 - 80ns access
 - 100ns access
 - 120ns access

MARKING

- Packages

Plastic DIP	None
Ceramic DIP	C
Plastic ZIP	Z
Plastic SOJ	DJ


GENERAL DESCRIPTION

The MT4C1025 is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x1 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 20 address bits which are entered 10 bits (A0-A9) at a time. $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (high Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output pin(s), Q is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ-WRITE cycle.


Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during

PIN ASSIGNMENT (Top View)


18 Pin DIP (PC, CB)



20 Pin ZIP (ZB)



20 Pin SOJ (DJA)




*Address not used for $\overline{\text{RAS}}$ ONLY refresh


**TF = Test Function, V_{IN} must be disconnected or between V_{ss} and V_{cc} for normal operation.

the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, or HIDDEN refresh) so that all 512 combinations of $\overline{\text{RAS}}$ addresses (A0-A8) are executed at least every 8ms, regardless of sequence. The $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ refresh will increment refresh counter for automatic $\overline{\text{RAS}}$ addressing.

NIBBLE MODE operation allows faster sequential serial data operations (READ, WRITE or READ-MODIFY-WRITE) up to 4 bits. The first of 4 bits is accessed in the usual manner with $\overline{\text{CAS}}$ address A9 (nibble MSB) and $\overline{\text{RAS}}$ address A9 (nibble LSB) selecting one of 4 bits within a nibble for initial access. By holding $\overline{\text{RAS}}$ LOW, $\overline{\text{CAS}}$ can be toggled incrementing the nibble address field in modulo 4 fashion with wrap around (see below).



FUNCTIONAL BLOCK DIAGRAM
NIBBLE MODE



TRUTH TABLE

Function	RAS	CAS	WE	TF	Addresses		
					tR	tC	
Standby	H	H	H	X	X	X	High Impedance
READ	L	L	H	X	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	X	ROW	COL	Data In
READ-WRITE	L	L	H→L→H	X	ROW	COL	Valid Data Out, Valid Data In
NIBBLE READ	L	H→L→H	H	X	ROW	COL	Valid Data Out, Valid Data Out
NIBBLE WRITE	L	H→L→H	L	X	ROW	COL	Valid Data In, Valid Data In
NIBBLE READ-WRITE	L	H→L→H	H→L→H	X	ROW	COL	Valid Data Out, Valid Data In
RAS ONLY REFRESH	L	H	H	X	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	X	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	X	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on V _{CC} supply relative to V _{SS}	-1.0V to +7.0V
Operating Temperature, T _A (Ambient)	0°C to +70°C
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1 Watt
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT any input (0V ≤ V _{IN} ≤ V _{CC}), all other pins not under test = 0 volts)	I _I	-10	10	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{OZ}	-10	10	μA	
OUTPUT LEVELS					
Output High voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	
Output Low voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

(Notes : 1, 3, 4, 6, 7) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-8	-10	-12		
OPERATING CURRENT (\overline{RAS} and \overline{CAS} = Cycling: t _{RC} = t _{RC} (MIN))	I _{CC1}	70	60	50	mA	3, 4
OPERATING CURRENT: NIBBLE MODE (\overline{RAS} = V _{IL} , \overline{CAS} = Cycling: t _{PC} = t _{PC} (MIN))	I _{CC2}	70	60	50	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current (\overline{RAS} = \overline{CAS} = V _{IH} after 8 \overline{RAS} cycles min.)	I _{CC3}	3	2	2	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current (\overline{RAS} = \overline{CAS} = V _{CC} - 0.2V after 8 \overline{RAS} cycles min. All other inputs at V _{CC} -0.2V or V _{SS} + 0.2V)	I _{CC4}	1	1	1	mA	
REFRESH CURRENT: \overline{RAS} ONLY (\overline{RAS} = Cycling: \overline{CAS} = V _{IH})	I _{CC5}	70	60	50	mA	3
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} (\overline{RAS} and \overline{CAS} = Cycling)	I _{CC6}	70	60	50	mA	3, 5

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A ₀ -A ₉ , D	C _{I1}		5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	C _{I2}		7	pF	2
Output Capacitance: Q	C _O		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t^{RC}	150		180		220		ns	
READ-MODIFY-WRITE cycle time	t^{RWC}	175		210		255		ns	
Access time from $\overline{\text{RAS}}$	t^{RAC}		80		100		120	ns	14
Access time from $\overline{\text{CAS}}$	t^{CAC}		20		25		30	ns	15
Access time from column address	t^{AA}		40		50		60	ns	
Access time from $\overline{\text{CAS}}$ precharge	t^{CPA}		45		55		65	ns	
$\overline{\text{RAS}}$ pulse width	t^{RAS}	80	10,000	100	10,000	120	10,000	ns	
$\overline{\text{RAS}}$ hold time	t^{RSH}	20		25		30		ns	
$\overline{\text{RAS}}$ precharge time	t^{RP}	60		80		90		ns	
$\overline{\text{CAS}}$ pulse width	t^{CAS}	20	10,000	25	10,000	30	10,000	ns	
$\overline{\text{CAS}}$ hold time	t^{CSH}	80		100		120		ns	
$\overline{\text{CAS}}$ precharge time	t^{CPN}	10		10		20		ns	16
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t^{RCD}	20	60	10	75	15	90	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t^{CRP}	5		10		15		ns	
Row address set-up time	t^{ASR}	0		0		0		ns	
Row address hold time	t^{RAH}	10		15		20		ns	
$\overline{\text{RAS}}$ to column address delay time	t^{RAD}	15	40	20	50	15	60	ns	18
Column address set-up time	t^{ASC}	0		0		0		ns	
Column address hold time	t^{CAH}	15		20		25		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$)	t^{AR}	60		75		110		ns	
Column address to $\overline{\text{RAS}}$ lead time	t^{RAL}	40		50		60		ns	
Read command set-up time	t^{RCS}	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	t^{RCH}	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	t^{RRH}	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in low-Z	t^{CLZ}	0		0		0		ns	
Output buffer turn-off delay	t^{OFF}	0	20	0	20	0	25	ns	20
$\overline{\text{WE}}$ command set-up time	t^{WCS}	0		0		0		ns	21
Write command hold time	t^{WCH}	15		20		25		ns	
Write command hold time (referenced to $\overline{\text{RAS}}$)	t^{WCR}	60		75		80		ns	
Write command pulse width	t^{WP}	15		20		25		ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command to $\overline{\text{RAS}}$ lead time	^tRWL	20		25		30		ns	
Write command to $\overline{\text{CAS}}$ lead time	^tCWL	20		25		30		ns	
Data-in set-up time	^tDS	0		0		0		ns	22
Data-in hold time	^tDH	15		20		20		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$)	^tDHR	60		75		110		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	^tRWD	80		100		120		ns	21
Column address to $\overline{\text{WE}}$ delay time	^tAWD	40		50		60		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	^tCWD	20		25		35		ns	21
Transition time (rise or fall)	^tT	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	^tREF		8		8		8	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge time	^tRPC	0		0		0		ns	
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ refresh)	^tCSR	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ refresh)	^tCHR	30		30		30		ns	5
$\overline{\text{RAS}}$ pulse width (NIBBLE MODE)	$^t\text{RASN}$	80	100,000	100	100,000	120	100,000	ns	
$\overline{\text{CAS}}$ precharge time (NIBBLE MODE)	^tNCP	10		10		15		ns	
NIBBLE MODE cycle time	^tNC	40		45		55		ns	
NIBBLE MODE READ-MODIFY- WRITE cycle time	$^t\text{NRWC}$	65		75		85		ns	
NIBBLE MODE access time	$^t\text{NCAC}$		20		20		35	ns	15
NIBBLE MODE pulse width	$^t\text{NCAS}$	20		25		35		ns	
NIBBLE MODE $\overline{\text{CAS}}$ precharge time	^tNCP	10		10		10		ns	
NIBBLE MODE $\overline{\text{RAS}}$ hold time	$^t\text{NRSH}$	20		25		30		ns	
NIBBLE MODE $\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	$^t\text{NCWD}$	20		25		35		ns	
NIBBLE MODE $\overline{\text{WE}}$ command to $\overline{\text{RAS}}$ lead time	$^t\text{NRWL}$	20		25		30		ns	
NIBBLE MODE $\overline{\text{WE}}$ command to $\overline{\text{CAS}}$ lead time	$^t\text{NCWL}$	20		25		30		ns	


NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is calculated from the equation $C = \frac{\Delta I}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by any 8 \overline{RAS} cycles before proper device operation is assured. The 8 \overline{RAS} cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. $V_{IH\ min}$ and $V_{IL\ max}$ are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and 100pF.
14. Assumes that $t_{RCD} < t_{RCD\ (max)}$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD\ (max)}$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD\ (max)}$ limit ensures that $t_{RAC\ (max)}$ can be met. $t_{RCD\ (max)}$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD\ (max)}$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD\ (max)}$ limit ensures that $t_{RCD\ (max)}$ can be met. $t_{RAD\ (max)}$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD\ (max)}$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF\ (max)}$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS\ (min)}$, the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD\ (min)}$, $t_{AWD} \geq t_{AWD\ (min)}$ and $t_{CWD} \geq t_{CWD\ (min)}$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
22. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and \overline{WE} leading edge in late WRITE or READ-WRITE cycles.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = LOW$.

READ CYCLE




EARLY-WRITE CYCLE






 DON'T CARE
 UNDEFINED

READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




NIBBLE MODE READ CYCLE




 DON'T CARE
 UNDEFINED

DRAM


NIBBLE MODE EARLY-WRITE CYCLE




NIBBLE MODE READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




RAS ONLY REFRESH CYCLE
 (ADDR = A₀ - A₈; A₉ and \overline{WE} = DON'T CARE.)





CAS-BEFORE-RAS REFRESH CYCLE
 (A₀ - A₉ and \overline{WE} = DON'T CARE)



HIDDEN REFRESH CYCLE
 (\overline{WE} = HIGH)²³



 DON'T CARE
 UNDEFINED

DRAM

1MEG x 1 DRAM

STATIC COLUMN

DRAM

FEATURES

- Industry standard x1 pin-out, timing, functions and packages
- High performance, CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 5mW standby; 175mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 512 cycle refresh distributed across 8ms
- Refresh modes: \overline{RAS} ONLY, \overline{CAS} -BEFORE- \overline{RAS} , and HIDDEN
- Optional Static Column access cycle

OPTIONS

- Timing
 - 80ns access
 - 100ns access
 - 120ns access

MARKING


- Packages

Plastic DIP	None
Ceramic DIP	C
Plastic ZIP	Z
Plastic SOJ	DJ


GENERAL DESCRIPTION

The MT4C1026 is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x1 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 20 address bits which are entered 10 bits (A0-A9) at a time. \overline{RAS} is used to latch the first 10 bits and \overline{CAS} the latter 10 bits. A READ or WRITE cycle is selected with the \overline{WE} input. A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (high Z) until the next \overline{CAS} cycle. If \overline{WE} goes LOW after data reaches the output pin(s), Q is activated and retains the selected cell data as long as \overline{CAS} remains LOW (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse results in a READ-WRITE cycle.

Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory



FUNCTIONAL BLOCK DIAGRAM STATIC COLUMN



TRUTH TABLE

Function	RAS	CAS	WE	TF	Addresses		
					tR	tC	
Standby	H	H	H	X	X	X	High Impedance
READ	L	L	H	X	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	X	ROW	COL	Data In
READ-WRITE	L	L	H→L→H	X	ROW	COL	Valid Data Out, Valid Data In
STATIC COLUMN READ	L	L	H	X	ROW	COL→COL	Valid Data Out, Valid Data Out
STATIC COLUMN WRITE	L	L	L	X	ROW	COL→COL	Valid Data In, Valid Data Out
STATIC COLUMN READ-WRITE	L	L	H→L→H	X	ROW	COL→COL	Valid Data Out, Valid Data In
RAS ONLY REFRESH	L	H	H	X	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	X	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	X	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{CC} supply relative to V_{SS} -1.0V to +7.0V
 Operating Temperature, T_A(Ambient) 0°C to +70°C
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1 Watt
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT any input (0V ≤ V _{IN} ≤ V _{CC}), all other pins not under test = 0 volts)	I _I	-10	10	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{OZ}	-10	10	μA	
OUTPUT LEVELS Output High voltage (I _{OUT} = -5mA) Output Low voltage (I _{OUT} = 4.2mA)	V _{OH} V _{OL}	2.4	0.4	V	

(Notes : 1, 3, 4, 6, 7) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-8	-10	-12		
OPERATING CURRENT (\overline{RAS} and \overline{CAS} = Cycling: t _{RC} = t _{RC(MIN)})	I _{CC1}	70	60	50	mA	3, 4
OPERATING CURRENT: STATIC COLUMN (\overline{RAS} = V _{IL} , \overline{CAS} = Cycling: t _{PC} = t _{PC(MIN)})	I _{CC2}	70	60	50	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current (\overline{RAS} = \overline{CAS} = V _{IH} after 8 \overline{RAS} cycles min.)	I _{CC3}	3	2	2	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current (\overline{RAS} = \overline{CAS} = V _{CC} - 0.2V after 8 \overline{RAS} cycles min. All other inputs at V _{CC} -0.2V or V _{SS} + 0.2V)	I _{CC4}	1	1	1	mA	
REFRESH CURRENT: \overline{RAS} ONLY (\overline{RAS} = Cycling: \overline{CAS} = V _{IH})	I _{CC5}	70	60	50	mA	3
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} (\overline{RAS} and \overline{CAS} = Cycling)	I _{CC6}	70	60	50	mA	3, 5

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A ₀ -A ₉ , D	C _{I1}		5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	C _{I2}		7	pF	2
Output Capacitance: Q	C _O		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T_A ≤ +70°C, V_{CC} = 5.0V ± 10%)

A.C. CHARACTERISTICS	SYM	-8		-10		-12		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t ^{RC}	150		180		220	ns		
READ-MODIFY-WRITE cycle time	t ^{RWC}	175		210		255	ns		
Access time from $\overline{\text{RAS}}$	t ^{RAC}		80		100		120	ns	14
Access time from $\overline{\text{CAS}}$	t ^{CAC}		20		25		30	ns	15
Access time from column address	t ^{AA}		40		50		60	ns	
$\overline{\text{RAS}}$ pulse width	t ^{RAS}	80	10,000	100	10,000	120	10,000	ns	
$\overline{\text{RAS}}$ hold time	t ^{RSH}	20		25		30		ns	
$\overline{\text{RAS}}$ precharge time	t ^{RP}	60		70		90		ns	
$\overline{\text{CAS}}$ pulse width	t ^{CAS}	20	10,000	25	10,000	30	10,000	ns	
$\overline{\text{CAS}}$ hold time	t ^{CSH}	80		100		120		ns	
$\overline{\text{CAS}}$ precharge time	t ^{CPN}	10		15		20		ns	16
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t ^{RCD}	20	60	25	75	15	90	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t ^{CRP}	5		5		10		ns	
Row address set-up time	t ^{ASR}	0		0		0		ns	
Row address hold time	t ^{RAH}	10		15		15		ns	
$\overline{\text{RAS}}$ to column address delay time	t ^{RAD}	15	40	20	50	20	60	ns	18
Column address set-up time	t ^{ASC}	0		0		0		ns	
Column address hold time	t ^{CAH}	15		20		20		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$)	t ^{AR}	90		115		115		ns	
Column address to $\overline{\text{RAS}}$ lead time	t ^{RAL}	40		50		60		ns	
Read command set-up time	t ^{RCS}	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	t ^{RCH}	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	t ^{RRH}	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in low-Z	t ^{CLZ}	0		0		0		ns	
Output buffer turn-off delay	t ^{OFF}	0	20	0	20	0	25	ns	20
$\overline{\text{WE}}$ command set-up time	t ^{WCS}	0		0		0		ns	21
Write command hold time	t ^{WCH}	15		20		25		ns	
Write command hold time (referenced to $\overline{\text{RAS}}$)	t ^{WCR}	60		75		80		ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Write command pulse width	t_{WP}	15		20		25		ns	
Write command to $\overline{\text{RAS}}$ lead time	t_{RWL}	20		25		30		ns	
Write command to $\overline{\text{CAS}}$ lead time	t_{CWL}	20		25		30		ns	
$\overline{\text{WE}}$ inactive time	t_{WI}	10		10		10		ns	
Data-in set-up time	t_{DS}	0		0		0		ns	22
Data-in hold time	t_{DH}	15		20		20		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$)	t_{DHR}	60		75		80		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	t_{RWD}	80		100		110		ns	21
Column address to $\overline{\text{WE}}$ delay time	t_{AWD}	40		50		60		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	t_{CWD}	20		25		30		ns	21
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	t_{REF}		8		8		8	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge time	t_{RPC}	0		0		0		ns	
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ refresh)	t_{CSR}	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ refresh)	t_{CHR}	30		30		30		ns	5
$\overline{\text{RAS}}$ pulse width (STATIC COLUMN)	t_{RASC}	80	100.000	100	100.000	120	100.000	ns	
$\overline{\text{CAS}}$ precharge time (STATIC COLUMN)	t_{CP}	10		10		15		ns	
STATIC COLUMN MODE cycle time	t_{SC}	45		55		65		ns	
STATIC COLUMN READ-MODIFY- WRITE cycle time	t_{SRMW}	80		100		160		ns	
Last Write to column address delay time	t_{LWAD}	20	35	25	45	30	55	ns	
Last Write to column address hold time	t_{AHLW}	75		95		115		ns	
Output data hold time from column address	t_{AOH}	5		5		5		ns	
Output data enable from Write	t_{OW}		20		25		25	ns	


NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by any $8 \overline{RAS}$ cycles before proper device operation is assured. The $8 \overline{RAS}$ cycle wake-up should be repeated any time the $8ms$ refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. $V_{IH \text{ min}}$ and $V_{IL \text{ max}}$ are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and $100pF$.
14. Assumes that $t_{RCD} < t_{RCD \text{ (max)}}$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD \text{ (max)}}$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD \text{ (max)}}$ limit ensures that $t_{RAC \text{ (max)}}$ can be met. $t_{RCD \text{ (max)}}$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD \text{ (max)}}$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD \text{ (max)}}$ limit ensures that $t_{RCD \text{ (max)}}$ can be met. $t_{RAD \text{ (max)}}$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD \text{ (max)}}$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF \text{ (max)}}$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS \text{ (min)}}$, the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD \text{ (min)}}$, $t_{AWD} \geq t_{AWD \text{ (min)}}$ and $t_{CWD} \geq t_{CWD \text{ (min)}}$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
22. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and \overline{WE} leading edge in late WRITE or READ-WRITE cycles.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = \text{LOW}$.

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED

READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




STATIC COLUMN READ CYCLE




DRAM

STATIC COLUMN EARLY-WRITE CYCLE




**STATIC COLUMN READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)**




DON'T CARE
 UNDEFINED


RAS ONLY REFRESH CYCLE
(ADDR = A₀ - A₈; A₉ and \overline{WE} = DON'T CARE.)



CAS-BEFORE-RAS REFRESH CYCLE
(A₀ - A₉ and \overline{WE} = DON'T CARE)



HIDDEN REFRESH CYCLE
(\overline{WE} = HIGH)²³



DRAM

1MEG x 4 DRAM

FAST PAGE MODE

DRAM

FEATURES

- Industry standard x4 pin-out, timing, functions and packages
- High performance CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 5mW standby, 175mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 1024 cycle refresh distributed across 16ms
- Refresh modes: \overline{RAS} ONLY, \overline{CAS} -BEFORE- \overline{RAS} , and HIDDEN
- Optional Fast Page Mode access cycle

OPTIONS

- Timing
 - 80ns access
 - 100ns access
 - 120ns access
- Packages
 - Plastic DIP
 - Ceramic DIP
 - Plastic ZIP
 - Plastic SOJ

MARKING


- 8
- 10
- 12
- None
- C
- Z
- DJ

GENERAL DESCRIPTION


The MT4C4001 is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x4 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 20 address bits which are entered 10 bits (A0-A9) at a time. \overline{RAS} is used to latch the first 10 bits and \overline{CAS} the latter 10 bits. A READ or WRITE cycle is selected with the \overline{WE} input. A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (high Z) until the next \overline{CAS} cycle. If \overline{WE} goes LOW after data reaches the output pin(s), \overline{Q} is activated and retains the selected cell data as long as \overline{CAS} remains low (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse results in a READ-WRITE cycle. The 4 data inputs and 4 data outputs are routed through 4 pins using common I/O and pin direction is controlled by \overline{WE} and \overline{OE} .

PIN ASSIGNMENT (Top View)


20 Pin DIP



20 Pin ZIP



20 Pin SOJ




NOTE: packaging information to be determined

Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the \overline{RAS} high time. Memory cell data is retained in its correct state by maintaining power and executing any \overline{RAS} cycle (READ, WRITE, \overline{RAS} ONLY, \overline{CAS} -BEFORE- \overline{RAS} , or HIDDEN refresh) so that all 1024 combinations of \overline{RAS} addresses (A0-A9) are executed at least every 16ms, regardless of sequence.

PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The PAGE MODE cycle is always initiated with a row address strobed in by \overline{RAS} followed by a column address strobed in by \overline{CAS} . By holding \overline{RAS} LOW, \overline{CAS} may be toggled strobing in different column addresses executing faster memory cycles. Returning \overline{RAS} HIGH terminates the PAGE MODE operation.

**FUNCTIONAL BLOCK DIAGRAM
FAST PAGE MODE**



DRAM

TRUTH TABLE

Function	RAS	CAS	WE	Addresses		
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
READ-WRITE	L	L	H→L→H	ROW	COL	Valid Data Out, Valid Data In
PAGE MODE READ	L	H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE MODE WRITE	L	H→L→H	L	ROW	COL	Valid Data In, Valid Data In
PAGE MODE READ-WRITE	L	H→L→H	H→L→H	ROW	COL	Valid Data Out, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on V _{CC} supply relative to V _{SS}	-1.0V to +7.0V
Operating Temperature, T _A (Ambient)	0°C to +70°C
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1 Watt
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS(0°C ≤ T_A ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT any input (0V ≤ V _{IN} ≤ 6.5V, all other pins not under test = 0 volts)	I _I	-10	10	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS Output High voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	
Output Low voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

(Notes : 1, 3, 4, 6, 7) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-8	-10	-12		
OPERATING CURRENT Average power supply operating current (\overline{RAS} , \overline{CAS} , Address Cycling: t _{RC} = t _{RC(MIN)})	I _{CC1}	100	85	60	mA	3, 4
STANDBY CURRENT (TTL) Power supply standby current ($\overline{RAS} = \overline{CAS} = V_{IH}$)	I _{CC2}	3	2	2	mA	
\overline{RAS} ONLY REFRESH CURRENT Average power supply current, \overline{RAS} ONLY mode (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$: t _{RC} = t _{RC(MIN)})	I _{CC3}	100	85	60	mA	3
FAST PAGE MODE CURRENT Average power supply current, Fast Page Mode ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: t _{PC} = t _{PC(MIN)})	I _{CC4}	60	50	30	mA	3,4
STANDBY CURRENT (CMOS) Power supply standby current ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$)	I _{CC5}	1	1	1	mA	
\overline{CAS}-BEFORE-\overline{RAS} REFRESH CURRENT Average power supply current, \overline{CAS} -BEFORE- \overline{RAS} Mode (\overline{RAS} , \overline{CAS} , Address Cycling: t _{RC} = t _{RC(MIN)})	I _{CC6}	100	85	60	mA	3

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9	C _{I1}		5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, WE, $\overline{\text{OE}}$	C _{I2}		7	pF	2
Input/Output Capacitance: DQ	C _{I0}		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t^{RC}	160		190		220		ns	
READ-MODIFY-WRITE cycle time	t^{RWC}	205		245		295		ns	
PAGE-MODE READ or WRITE cycle time	t^{PC}	50		60		70		ns	
Access time from $\overline{\text{RAS}}$	t^{RAC}		80		100		120	ns	14
Access time from $\overline{\text{CAS}}$	t^{CAC}		20		25		35	ns	15
Output Enable	t^{OE}		25		25		30	ns	
Access time from column address	t^{AA}		40		50		60	ns	
Access time from $\overline{\text{CAS}}$ precharge	t^{CPA}		45		55		65	ns	
$\overline{\text{RAS}}$ pulse width	t^{RAS}	80	10,000	100	10,000	120	10,000	ns	
$\overline{\text{RAS}}$ pulse width (PAGE MODE)	t^{RASP}	80	100,000	100	100,000	120	100,000	ns	
$\overline{\text{RAS}}$ hold time	t^{RSH}	20		25		35		ns	
$\overline{\text{RAS}}$ precharge time	t^{RP}	70		80		90		ns	
$\overline{\text{CAS}}$ pulse width	t^{CAS}	20	10,000	25	10,000	35	10,000	ns	
$\overline{\text{CAS}}$ hold time	t^{CSH}	80		100		120		ns	
$\overline{\text{CAS}}$ precharge time	t^{CPN}	15		15		20		ns	16
$\overline{\text{CAS}}$ precharge time (PAGE MODE)	t^{CP}	15	25	15	25	15	25	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t^{RCD}	20	60	25	75	35	85	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t^{CRP}	10		10		10		ns	
Row address set-up time	t^{ASR}	0		0		0		ns	
Row address hold time	t^{RAH}	12		15		20		ns	
$\overline{\text{RAS}}$ to column address delay time	t^{RAD}	15	40	20	50	30		ns	18
Column address set-up time	t^{ASC}	0		0		0		ns	
Column address hold time	t^{CAH}	15		20		25		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$)	t^{AR}	60		75		90		ns	
Column address to $\overline{\text{RAS}}$ lead time	t^{RAL}	40		50		60		ns	
Read command set-up time	t^{RCS}	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	t^{RCH}	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	t^{RRH}	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in low-Z	t^{CLZ}	0		0		0		ns	
Output buffer turn-off delay	t^{OFF}	0	20	0	25	0	25	ns	20
Output Disable	t^{OD}		25		25	30	25	ns	


ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
WE command set-up time	t^{WCS}	0		0		0		ns	21
Write command hold time	t^{WCH}	15		20		25		ns	
FAST PAGE MODE READ-MODIFY-WRITE cycle time	t^{PRWC}	100		115		140		ns	
Write command hold time (referenced to $\overline{\text{RAS}}$)	t^{WCR}	60		75		90		ns	
Write command pulse width	t^{WP}	15		20		25		ns	
Write command to $\overline{\text{RAS}}$ lead time	t^{RWL}	20		25		30		ns	
Write command to $\overline{\text{CAS}}$ lead time	t^{CWL}	20		25		30		ns	
Data-in set-up time	t^{DS}	0		0		0		ns	22
Data-in hold time	t^{DH}	15		20		25		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$)	t^{DHR}	60		75		90		ns	
$\overline{\text{RAS}}$ to WE delay time	t^{RWD}	110		135		160		ns	21
Column address to WE delay time	t^{AWD}	70		85		100		ns	21
$\overline{\text{CAS}}$ to WE delay time	t^{CWD}	25		25		75		ns	21
Transition time (rise or fall)	t^{T}	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	t^{REF}		16		16		16	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge time	t^{RPC}	0		0		0		ns	
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ refresh)	t^{CSR}	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ refresh)	t^{CHR}	20		20		30		ns	5


NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by any $8 \overline{RAS}$ cycles before proper device operation is assured. The $8 \overline{RAS}$ cycle wake-up should be repeated any time the 16ms refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. $V_{IH \text{ min}}$ and $V_{IL \text{ max}}$ are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and 100pF.
14. Assumes that $t_{RCD} < t_{RCD}(\text{max})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD}(\text{max})$ limit ensures that $t_{RAC}(\text{max})$ can be met. $t_{RCD}(\text{max})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD}(\text{max})$ limit ensures that $t_{RCD}(\text{max})$ can be met. $t_{RAD}(\text{max})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early WRITE cycle and the data output will remain an open circuit through out the entire cycle. If $t_{RWD} \geq t_{RWD}(\text{min})$, $t_{AWD} \geq t_{AWD}(\text{min})$ and $t_{CWD} \geq t_{CWD}(\text{min})$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
22. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and \overline{WE} leading edge in late WRITE or READ-WRITE cycles.
23. During a READ cycle, if \overline{OE} is LOW then taken HIGH, Q goes open. If \overline{OE} is tied permanently LOW, a READ-WRITE or READ-MODIFY-WRITE operation is not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = \text{LOW}$ and $\overline{OE} = \text{HIGH}$.

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED

READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




PAGE-MODE READ CYCLE




DON'T CARE
 UNDEFINED

DRAM

PAGE-MODE EARLY-WRITE CYCLE




PAGE-MODE READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




 DON'T CARE
 UNDEFINED


RAS ONLY REFRESH CYCLE
(ADDR = A₀ - A₉; WE = DON'T CARE.)



CAS-BEFORE-RAS REFRESH CYCLE
(A₀ - A₉, WE and OE = DON'T CARE)



HIDDEN REFRESH CYCLE
(WE = HIGH, OE=LOW)²⁴



DRAM

1MEG x 4 DRAM

STATIC COLUMN

DRAM

FEATURES

- Industry standard x4 pin-out, timing, functions and packages
- High performance, CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 5mW standby; 175mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 1024 cycle refresh distributed across 16ms
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- Optional Static Column access cycle

OPTIONS

- Timing

80ns access	- 8
100ns access	-10
120ns access	-12

MARKING

- Packages


Plastic DIP	None
Ceramic DIP	C
Plastic ZIP	Z
Plastic SOJ	DJ

GENERAL DESCRIPTION


The MT4C4003 is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x4 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 20 address bits which are entered 10 bits (A0-A9) at a time. $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (high Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output pin(s), Q is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ-WRITE cycle. The 4 data inputs and 4 data outputs are routed through 4 pins using common I/O and

PIN ASSIGNMENT (Top View)


20 Pin DIP



20 Pin ZIP



20 Pin SOJ




NOTE: Package information to be determined

pin direction is controlled by $\overline{\text{WE}}$ and $\overline{\text{OE}}$.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, or HIDDEN refresh) so that all 1024 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed at least every 16ms, regardless of sequence.

The STATIC COLUMN cycle is always initiated with a row address strobed in by $\overline{\text{RAS}}$ followed by a column address strobed in by $\overline{\text{CAS}}$. By holding $\overline{\text{RAS}}$ LOW, the column address may be toggled strobing in different column addresses executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the STATIC COLUMN operation.

FUNCTIONAL BLOCK DIAGRAM
STATIC COLUMN



TRUTH TABLE

Function	RAS	CAS	WE	Addresses		
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
READ-WRITE	L	L	H→L→H	ROW	COL	Valid Data Out, Valid Data In
STATIC COLUMN READ	L	L	H	ROW	COL	Valid Data Out Valid Data Out
STATIC COLUMN WRITE	L	L	L	ROW	COL	Valid Data In Valid Data In
STATIC COLUMN READ-WRITE	L	L	H→L→H	ROW	COL	Valid Data Out, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE-RAS REFRESH	H→L	L	H	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss	-1.0V to +7.0V
Operating Temperature, T _A (Ambient)	0°C to +70°C
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1 Watt
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS(0°C ≤ T_A ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT any input (0V ≤ V _{IN} ≤ 6.5V, all other pins not under test = 0 volts)	I _I	-10	10	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS					
Output High voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	
Output Low voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

(Notes : 1, 3, 4, 6, 7) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-8	-10	-12		
OPERATING CURRENT Average power supply operating current (\overline{RAS} , \overline{CAS} , Address Cycling: t _{RC} = t _{RC} (MIN))	I _{CC1}	100	85	60	mA	3, 4
STANDBY CURRENT (TTL) Power supply standby current ($\overline{RAS} = \overline{CAS} = V_{IH}$)	I _{CC2}	3	2	2	mA	
\overline{RAS} ONLY REFRESH CURRENT Average power supply current, \overline{RAS} ONLY mode (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$: t _{RC} = t _{RC} (MIN))	I _{CC3}	100	85	60	mA	3
STATIC COLUMN CURRENT Average power supply current, Fast Page Mode ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: t _{PC} = t _{PC} (MIN))	I _{CC4}	60	50	30	mA	3,4
STANDBY CURRENT (CMOS) Power supply standby current ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$)	I _{CC5}	1	1	1	mA	24
\overline{CAS} -BEFORE- \overline{RAS} REFRESH CURRENT Average power supply current, \overline{CAS} -BEFORE- \overline{RAS} Mode (\overline{RAS} , \overline{CAS} , Address Cycling: t _{RC} = t _{RC} (MIN))	I _{CC6}	100	85	60	mA	3

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A ₀ -A ₉	C _{I1}		5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$	C _{I2}		7	pF	2
Input/Output Capacitance: DQ	C _{IO}		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T_A ≤ +70°C, V_{CC} = 5.0V ± 10%)

A.C. CHARACTERISTICS		-8		-10		-12		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t ¹ RC	160		190		220		ns	
READ-MODIFY-WRITE cycle time	t ¹ RWC	205		245		295		ns	
Access time from RAS	t ¹ RAC		80		100		120	ns	14
Access time from $\overline{\text{CAS}}$	t ¹ CAC		20		25		35	ns	15
Output Enable	t ¹ OE		25		25		35	ns	
Access time from column address	t ¹ AA		40		50		60	ns	
Access time from $\overline{\text{CAS}}$ precharge	t ¹ CPA		45		55		65	ns	
RAS pulse width	t ¹ RAS	80	10,000	100	10,000	120	10,000	ns	
RAS hold time	t ¹ RSH	20		25		35		ns	
RAS precharge time	t ¹ RP	70		80		90		ns	
$\overline{\text{CAS}}$ pulse width	t ¹ CAS	20	10,000	25	10,000	35	10,000	ns	
$\overline{\text{CAS}}$ hold time	t ¹ CSH	80		100		120		ns	
$\overline{\text{CAS}}$ precharge time	t ¹ CPN	15		15		20		ns	16
RAS to $\overline{\text{CAS}}$ delay time	t ¹ RCD	20	60	25	75	35	85	ns	17
$\overline{\text{CAS}}$ to RAS precharge time	t ¹ CRP	5		10		15		ns	
Row address set-up time	t ¹ ASR	0		0		0		ns	
Row address hold time	t ¹ RAH	10		15		20		ns	
RAS to column address delay time	t ¹ RAD	15	40	20	50	25	60	ns	18
Column address set-up time	t ¹ ASC	0		0		0		ns	
Column address hold time	t ¹ CAH	15		20		25		ns	
Column address hold time (referenced to RAS)	t ¹ AR	95		115		140		ns	
Column address to RAS lead time	t ¹ RAL	40		50		60		ns	
Read command set-up time	t ¹ RCS	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	t ¹ RCH	0		0		0		ns	19
Read command hold time (referenced to RAS)	t ¹ RRH	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in low-Z	t ¹ CLZ	0		0		0		ns	
Output buffer turn-off delay	t ¹ OFF	0	20	0	20	0	35	ns	20
Output Disable	t ¹ OD		20		20		35	ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
WE command set-up time	t^{WCS}	0		0		0		ns	21
Write command hold time	t^{WCH}	15		20		25		ns	
Write command hold time (referenced to $\overline{\text{RAS}}$)	t^{WCR}	60		75		90		ns	
Write command pulse width	t^{WP}	15		20		25		ns	
Write command to $\overline{\text{RAS}}$ lead time	t^{RWL}	20		25		35		ns	
Write command to $\overline{\text{CAS}}$ lead time	t^{CWL}	20		25		35		ns	
Write inactive time	t^{WI}	10		10		10		ns	
Data-in set-up time	t^{DS}	0		0		0		ns	22
Data-in hold time	t^{DH}	15		20		25		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$)	t^{DHR}	60		75		90		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	t^{RWD}	110		135		155		ns	21
Column address to $\overline{\text{WE}}$ delay time	t^{AWD}	70		85		100		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	t^{CWD}	50		60		75		ns	21
Transition time (rise or fall)	t^{T}	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	t^{REF}		16		16		16	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge time	t^{RPC}	0		0		0		ns	
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS-BEFORE-RAS}}$ refresh)	t^{CSR}	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS-BEFORE-RAS}}$ refresh)	t^{CHR}	20		20		30		ns	5
$\overline{\text{RAS}}$ pulse width (STATIC COLUMN)	t^{RASC}	80	100,000	100	100,000	120	100,000	ns	
$\overline{\text{CAS}}$ precharge time (STATIC COLUMN)	t^{CP}	10	25	10	25	15	30	ns	
STATIC COLUMN MODE cycle time	t^{SC}	45		55		65		ns	
STATIC COLUMN READ-MODIFY- WRITE cycle time	t^{SRMW}	110		135		160		ns	
Last write to column address delay time	t^{LWAD}	20	35	25	45	30	55	ns	
Last write to column address hold time	t^{AHLW}	75		95		115		ns	
$\overline{\text{RAS}}$ hold time precharged to $\overline{\text{OE}}$	t^{ROH}	10		20		20		ns	
Output data hold time from column address	t^{AOH}	5		5		5		ns	
Output data enable from write	t^{OW}		20		30		40	ns	
$\overline{\text{OE}}$ to data delay	t^{OED}	20		25		30		ns	
$\overline{\text{OE}}$ command hold time	t^{OEH}	20		25		30		ns	
Access time from last Write	t^{ALW}		75		95		115	ns	


NOTES

- All voltages referenced to V_{SS} .
- This parameter is sampled. Capacitance is calculated from the equation $C = \frac{I_{\Delta t}}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$.
- I_{CC} is dependent on cycle rates.
- I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
- Enables on-chip refresh and address counters.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
- An initial pause of $100\mu s$ is required after power-up followed by any $8 \overline{RAS}$ cycles before proper device operation is assured. The $8 \overline{RAS}$ cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
- AC characteristics assume $t_T = 5ns$.
- $V_{IH \text{ min}}$ and $V_{IL \text{ max}}$ are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
- In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- If $\overline{CAS} = V_{IH}$, data output is high impedance.
- If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
- Measured with a load equivalent to 2 TTL gates and 100pF.
- Assumes that $t_{RCD} < t_{RCD \text{ (max)}}$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- Assumes that $t_{RCD} \geq t_{RCD \text{ (max)}}$.
- If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
- Operation within the $t_{RCD \text{ (max)}}$ limit ensures that $t_{RAC \text{ (max)}}$ can be met. $t_{RCD \text{ (max)}}$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD \text{ (max)}}$ limit, then access time is controlled exclusively by t_{CAC} .
- Operation within the $t_{RAD \text{ (max)}}$ limit ensures that $t_{RCD \text{ (max)}}$ can be met. $t_{RAD \text{ (max)}}$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD \text{ (max)}}$ limit, then access time is controlled exclusively by t_{AA} .
- Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
- $t_{OFF \text{ (max)}}$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
- t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS \text{ (min)}}$, the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD \text{ (min)}}$, $t_{AWD} \geq t_{AWD \text{ (min)}}$ and $t_{CWD} \geq t_{CWD \text{ (min)}}$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
- These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and \overline{WE} leading edge in late WRITE or READ-WRITE cycles.
- During a READ cycle, if \overline{OE} is LOW then taken HIGH, Q goes open. If \overline{OE} is tied permanently LOW, a READ-WRITE or READ-MODIFY-WRITE operation is not possible.
- A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = \text{LOW}$ and $\overline{OE} = \text{HIGH}$.

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED

READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




STATIC COLUMN READ CYCLE




 DON'T CARE
 UNDEFINED

DRAM


STATIC COLUMN EARLY-WRITE CYCLE




STATIC COLUMN READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




RAS ONLY REFRESH CYCLE
 (ADDR = A₀ - A₉; WE = DON'T CARE.)



CAS-BEFORE-RAS REFRESH CYCLE
 (A₀ - A₉, WE and OE = DON'T CARE)



HIDDEN REFRESH CYCLE
 (WE = HIGH, OE=LOW)²⁴



DRAM

4MEG x 1 DRAM

FAST PAGE MODE

DRAM

FEATURES

- Industry standard x1 pin-out, timing, functions and packages
- High performance, CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 5mW standby; 175mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 1024 cycle refresh distributed across 16ms
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- Optional Fast Page Mode access cycle

OPTIONS

- Timing
 - 80ns access
 - 100ns access
 - 120ns access
- Packages
 - Plastic DIP
 - Ceramic DIP
 - Plastic ZIP
 - Plastic SOJ


MARKING

- 8
- 10
- 12
- None
- C
- Z
- DJ

GENERAL DESCRIPTION

The MT4C1004 is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x1 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 22 address bits which are entered 11 bits (A0-A10) at a time. $\overline{\text{RAS}}$ is used to latch the first 11 bits and $\overline{\text{CAS}}$ the latter 11 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (high Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output pin(s), Q is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ-WRITE cycle.


Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory



cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, or HIDDEN refresh) so that all 1024 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed at least every 16ms, regardless of sequence.

PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A10) defined page boundary. The PAGE MODE cycle is always initiated with a row address strobed in by $\overline{\text{RAS}}$ followed by a column address strobed in by $\overline{\text{CAS}}$. By holding $\overline{\text{RAS}}$ LOW, $\overline{\text{CAS}}$ may be toggled strobing in different column addresses executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the PAGE MODE operation.

**FUNCTIONAL BLOCK DIAGRAM
FAST PAGE MODE**



TRUTH TABLE

Function	RAS	CAS	WE	Addresses		
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
READ-WRITE	L	L	H→L→H	ROW	COL	Valid Data Out, Valid Data In
PAGE MODE READ	L	H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE MODE WRITE	L	H→L→H	L	ROW	COL	Valid Data In, Valid Data In
PAGE MODE READ-WRITE	L	H→L→H	H→L→H	ROW	COL	Valid Data Out, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE-RAS REFRESH	H→L	L	H	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on V _{CC} supply relative to V _{SS}	-1.0V to +7.0V
Operating Temperature, T _A (Ambient)	0°C to +70°C
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1 Watt
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS(0°C ≤ T_A ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT any input (0V ≤ V _{IN} ≤ 6.5V, all other pins not under test = 0 volts)	I _I	-10	10	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS Output High voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	
Output Low voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

(Notes : 1, 3, 4, 6, 7) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-8	-10	-12		
OPERATING CURRENT Average power supply operating current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address Cycling: t _{RC} = t _{RC(MIN)})	I _{CC1}	100	85	60	mA	3, 4
STANDBY CURRENT (TTL) Power supply standby current ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$)	I _{CC2}	3	2	2	mA	
$\overline{\text{RAS}}$ ONLY REFRESH CURRENT Average power supply current, $\overline{\text{RAS}}$ ONLY mode ($\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}}=V_{IH}$: t _{RC} = t _{RC(MIN)})	I _{CC3}	100	85	60	mA	3
FAST PAGE MODE CURRENT Average power supply current, Fast Page Mode ($\overline{\text{RAS}} = V_{IL}$, $\overline{\text{CAS}}$, Address Cycling: t _{PC} = t _{PC(MIN)})	I _{CC4}	60	50	30	mA	3,4
STANDBY CURRENT (CMOS) Power supply standby current ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{CC} - 0.2V$)	I _{CC5}	1	1	1	mA	24
$\overline{\text{CAS}}$-BEFORE-$\overline{\text{RAS}}$ REFRESH CURRENT Average power supply current, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ Mode ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address Cycling: t _{RC} = t _{RC(MIN)})	I _{CC6}	100	85	60	mA	3

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A ₀ -A ₁₀ , D	C _{I1}		5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	C _{I2}		7	pF	2
Output Capacitance: Q	C _O		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T_A ≤ +70°C, V_{CC} = 5.0V ± 10%)

A.C. CHARACTERISTICS	PARAMETER	SYM	-8		-10		-12		UNITS	NOTES
			MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t ¹ RC		160		190		220		ns	
READ-MODIFY-WRITE cycle time	t ¹ RWC		185		220		255		ns	
PAGE-MODE READ or WRITE cycle time	t ¹ PC		50		60		70		ns	
Access time from $\overline{\text{RAS}}$	t ¹ RAC			80		100		120	ns	14
Access time from $\overline{\text{CAS}}$	t ¹ CAC			20		25		35	ns	15
Access time from column address	t ¹ AA			40		50		60	ns	
Access time from $\overline{\text{CAS}}$ precharge	t ¹ CPA			45		55		60	ns	
RAS pulse width	t ¹ RAS	80	10,000	100	10,000	120	10,000		ns	
$\overline{\text{RAS}}$ pulse width (PAGE MODE)	t ¹ RASP	80	100,000	100	100,000	120	100,000		ns	
RAS hold time	t ¹ RSH	20		25		35			ns	
RAS precharge time	t ¹ RP	70		80		90			ns	
$\overline{\text{CAS}}$ pulse width	t ¹ CAS	20	10,000	25	10,000	35	10,000		ns	
$\overline{\text{CAS}}$ hold time	t ¹ CSH	80		100		120			ns	
$\overline{\text{CAS}}$ precharge time	t ¹ CPN	15		15		20			ns	16
$\overline{\text{CAS}}$ precharge time (PAGE MODE)	t ¹ CP	15	25	15	25	15	25		ns	
RAS to $\overline{\text{CAS}}$ delay time	t ¹ RCD	20	60	25	75	30	85		ns	17
$\overline{\text{CAS}}$ to RAS precharge time	t ¹ CRP	10		10		10			ns	
Row address set-up time	t ¹ ASR	0		0		0			ns	
Row address hold time	t ¹ RAH	12		15		20			ns	
RAS to column address delay time	t ¹ RAD	15	40	20	50	30	60		ns	18
Column address set-up time	t ¹ ASC	0		0		0			ns	
Column address hold time	t ¹ CAH	15		20		25			ns	
Column address hold time (referenced to RAS)	t ¹ AR	60		75		110			ns	
Column address to RAS lead time	t ¹ RAL	40		50		60			ns	
Read command set-up time	t ¹ RCS	0		0		0			ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	t ¹ RCH	0		0		0			ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	t ¹ RRH	0		0		10			ns	19
$\overline{\text{CAS}}$ to output in low-Z	t ¹ CLZ	0		0		0			ns	
Output buffer turn-off delay	t ¹ OFF	0	20	0	25	0	25		ns	20
$\overline{\text{WE}}$ command set-up time	t ¹ WCS	0		0		0			ns	21
Write command hold time	t ¹ WCH	15		20		25			ns	


ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS	SYM	-8		-10		-12		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Write command hold time (referenced to $\overline{\text{RAS}}$)	t^{WCR}	60		75		110		ns	
Write command pulse width	t^{WP}	15		20		25		ns	
Write command to $\overline{\text{RAS}}$ lead time	t^{RWL}	20		25		35		ns	
Write command to $\overline{\text{CAS}}$ lead time	t^{CWL}	20		25		35		ns	
Data-in set-up time	t^{DS}	0		0		0		ns	22
Data-in hold time	t^{DH}	15		20		25		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$)	t^{DHR}	60		75		110		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	t^{RWD}	80		100		120		ns	21
Column address to $\overline{\text{WE}}$ delay time	t^{AWD}	40		50		60		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	t^{CWD}	25		25		35		ns	21
Transition time (rise or fall)	t^{T}	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	t^{REF}		16		16		16	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge time	t^{RPC}	0		0		0		ns	
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS-BEFORE-RAS}}$ refresh)	t^{CSR}	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS-BEFORE-RAS}}$ refresh)	t^{CHR}	20		20		30		ns	5


NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by any 8 \overline{RAS} cycles before proper device operation is assured. The 8 \overline{RAS} cycle wake-up should be repeated any time the 16ms refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. $V_{IH\ min}$ and $V_{IL\ max}$ are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and $100pF$.
14. Assumes that $t_{RCD} < t_{RCD\ (max)}$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD\ (max)}$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD\ (max)}$ limit ensures that $t_{RAC\ (max)}$ can be met. $t_{RCD\ (max)}$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD\ (max)}$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD\ (max)}$ limit ensures that $t_{RCD\ (max)}$ can be met. $t_{RAD\ (max)}$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD\ (max)}$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF\ (max)}$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS\ (min)}$, the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD\ (min)}$, $t_{AWD} \geq t_{AWD\ (min)}$ and $t_{CWD} \geq t_{CWD\ (min)}$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
22. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and \overline{WE} leading edge in late WRITE or READ-WRITE cycles.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = LOW$.

READ CYCLE



EARLY-WRITE CYCLE



DON'T CARE
 UNDEFINED

DRAM

4MEG x 1 DRAM

NIBBLE MODE

DRAM

FEATURES

- Industry standard x1 pin-out, timing, functions and packages
- High performance, CMOS silicon gate process
- Single +5V±10% power supply.
- Low power, 5mW standby; 175mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 1024 cycle refresh distributed across 16ms
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- Optional Nibble Mode access cycle

OPTIONS

- Timing
 - 80ns access
 - 100ns access
 - 120ns access
- Packages
 - Plastic DIP
 - Ceramic DIP
 - Plastic ZIP
 - Plastic SOJ


MARKING

- None
- C
- Z
- DJ

GENERAL DESCRIPTION


The MT4C1005 is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x1 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 22 address bits which are entered 11 bits (A0-A10) at a time. $\overline{\text{RAS}}$ is used to latch the first 11 bits and $\overline{\text{CAS}}$ the latter 11 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (high Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output pin(s), Q is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ-WRITE cycle.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory




cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, or HIDDEN refresh) so that all 1024 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed at least every 16ms, regardless of sequence.

NIBBEL MODE operation allows faster sequential serial data operations (READ, WRITE or READ-MODIFY-WRITE) up to 4 bits. The first of 4 bits is accessed in the usual manner with $\overline{\text{CAS}}$ address A9 (nibble MSB) and $\overline{\text{RAS}}$ address A9 (nibble LSB) selecting one of 4 bits within a nibble for initial access. By holding $\overline{\text{RAS}}$ LOW, $\overline{\text{CAS}}$ can be toggled incrementing the nibble address field in modulo 4 fashion with wrap around (see below).



FUNCTIONAL BLOCK DIAGRAM
NIBBLE MODE



TRUTH TABLE

Function	RAS	CAS	WE	Addresses		
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
READ-WRITE	L	L	H→L→H	ROW	COL	Valid Data Out, Valid Data In
NIBBLE MODE READ	L	H→L→H, L→H→L	H	ROW	COL	Valid Data Out, Valid Data Out
NIBBLE MODE WRITE	L	H→L→H, L→H→L	L	ROW	COL	Valid Data In, Valid Data In
NIBBLE MODE READ-WRITE	L	H→L→H, L→H→L	H→L→H	ROW	COL	Valid Data Out, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE-RAS REFRESH	H→L	L	H	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on V _{CC} supply relative to V _{SS}	-1.0V to +7.0V
Operating Temperature, T _A (Ambient)	0°C to +70°C
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1 Watt
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS(0°C ≤ T_A ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1, 25
INPUT LEAKAGE CURRENT any input (0V ≤ V _{IN} ≤ 6.5V, all other pins not under test = 0 volts)	I _I	-10	10	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS					
Output High voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	
Output Low voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

(Notes : 1, 3, 4, 6, 7) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-8	-10	-12		
OPERATING CURRENT Average power supply operating current (\overline{RAS} , \overline{CAS} , Address Cycling: t _{RC} = t _{RC(MIN)})	I _{CC1}	100	85	60	mA	3, 4
STANDBY CURRENT (TTL) Power supply standby current ($\overline{RAS} = \overline{CAS} = V_{IH}$)	I _{CC2}	3	2	2	mA	
\overline{RAS} ONLY REFRESH CURRENT Average power supply current, \overline{RAS} ONLY mode (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$: t _{RC} = t _{RC(MIN)})	I _{CC3}	100	85	60	mA	3
NIBBLE MODE CURRENT Average power supply current, ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: t _{PC} = t _{PC(MIN)})	I _{CC4}	60	50	30	mA	3,4
STANDBY CURRENT (CMOS) Power supply standby current ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$)	I _{CC5}	1	1	1	mA	24
\overline{CAS} -BEFORE- \overline{RAS} REFRESH CURRENT Average power supply current, \overline{CAS} -BEFORE- \overline{RAS} Mode (\overline{RAS} , \overline{CAS} , Address Cycling: t _{RC} = t _{RC(MIN)})	I _{CC6}	100	85	60	mA	3

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A ₀ -A ₁₀ , D	C _{I1}		5	pF	2
Input Capacitance: RAS, CAS, WE	C _{I2}		7	pF	2
Output Capacitance: Q	C _O		7	pF	2

DRAM

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T_A ≤ +70°C, V_{CC} = 5.0V ± 10%)

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t _{RC}	150		180		220		ns	
READ-MODIFY-WRITE cycle time	t _{RWC}	175		210		255		ns	
Access time from RAS	t _{RAC}		80		100		120	ns	14
Access time from CAS	t _{CAC}		20		25		35	ns	15
Access time from column address	t _{AA}		40		50		60	ns	
Access time from CAS precharge	t _{CPA}		45		55		65	ns	
RAS pulse width	t _{RAS}	80	10,000	100	10,000	120	10,000	ns	
RAS hold time	t _{RSH}	20		25		35		ns	
RAS precharge time	t _{RP}	60		70		90		ns	
CAS pulse width	t _{CAS}	20	10,000	25	10,000	35	10,000	ns	
CAS hold time	t _{CSH}	80		100		120		ns	
CAS precharge time	t _{CPN}	10		15		20		ns	16
RAS to CAS delay time	t _{RCD}	20	60	25	75	35	85	ns	17
CAS to RAS precharge time	t _{CRP}	5		10		10		ns	
Row address set-up time	t _{ASR}	0		0		0		ns	
Row address hold time	t _{RAH}	10		15		20		ns	
RAS to column address delay time	t _{RAD}	15	40	20	50	30	60	ns	18
Column address set-up time	t _{ASC}	0		0		0		ns	
Column address hold time	t _{CAH}	15		20		25		ns	
Column address hold time (referenced to RAS)	t _{AR}	60		75		110		ns	
Column address to RAS lead time	t _{RAL}	40		50		60		ns	
Read command set-up time	t _{RCS}	0		0		0		ns	
Read command hold time (referenced to CAS)	t _{RCH}	0		0		0		ns	19
Read command hold time (referenced to RAS)	t _{RRH}	0		0		0		ns	19
CAS to output in low-Z	t _{CLZ}	0		0		0		ns	
Output buffer turn-off delay	t _{OFF}	0	20	0	25	0	25	ns	20
WE command set-up time	t _{WCS}	0		0		0		ns	21
Write command hold time	t _{WCH}	15		20		25		ns	
Write command hold time (referenced to RAS)	t _{WCR}	60		75		80		ns	


ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command pulse width	t_{WP}	15		20		25		ns	
Write command to $\overline{\text{RAS}}$ lead time	t_{RWL}	20		25		35		ns	
Write command to $\overline{\text{CAS}}$ lead time	t_{CWL}	20		25		30		ns	
Data-in set-up time	t_{DS}	0		0		0		ns	22
Data-in hold time	t_{DH}	15		20		25		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$)	t_{DHR}	60		75		110		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	t_{RWD}	80		100		120		ns	21
Column address to $\overline{\text{WE}}$ delay time	t_{AWD}	40		50		60		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	t_{CWD}	20		25		35		ns	21
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	t_{REF}		16		16		16	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge time	t_{RPC}	0		0			0	ns	
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS-BEFORE-RAS}}$ refresh)	t_{CSR}	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS-BEFORE-RAS}}$ refresh)	t_{CHR}	30		30		30		ns	5
$\overline{\text{RAS}}$ pulse width (NIBBLE MODE)	t_{RASN}	80	100,000	100	100,000	120	100,000	ns	
$\overline{\text{CAS}}$ precharge time (NIBBLE MODE)	t_{NCP}	10		10		15		ns	
NIBBLE MODE cycle time	t_{NC}	40		45		55		ns	
NIBBLE MODE READ-MODIFY- WRITE cycle time	t_{NRWC}	65		75		85		ns	
NIBBLE MODE access time	t_{NCAC}	20		25		30		ns	15
NIBBLE MODE pulse width	t_{NCAS}	20		25		30		ns	
NIBBLE MODE $\overline{\text{CAS}}$ precharge time	t_{NCP}	10		10		15		ns	
NIBBLE MODE $\overline{\text{RAS}}$ hold time	t_{NRSH}	20		25		30		ns	
NIBBLE MODE $\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	t_{NCWD}	20		25		30		ns	
NIBBLE MODE $\overline{\text{WE}}$ command to $\overline{\text{RAS}}$ load time	t_{NRWL}	20		25		30		ns	
NIBBLE MODE $\overline{\text{WE}}$ command to $\overline{\text{CAS}}$ load time	t_{NCWL}	20		25		30		ns	


NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by any $8 \overline{RAS}$ cycles before proper device operation is assured. The $8 \overline{RAS}$ cycle wake-up should be repeated any time the $16ms$ refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. $V_{IH \text{ min}}$ and $V_{IL \text{ max}}$ are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and $100pF$.
14. Assumes that $t_{RCD} < t_{RCD \text{ (max)}}$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD \text{ (max)}}$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD \text{ (max)}}$ limit ensures that $t_{RAC \text{ (max)}}$ can be met. $t_{RCD \text{ (max)}}$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD \text{ (max)}}$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD \text{ (max)}}$ limit ensures that $t_{RCD \text{ (max)}}$ can be met. $t_{RAD \text{ (max)}}$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD \text{ (max)}}$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF \text{ (max)}}$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS \text{ (min)}}$, the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD \text{ (min)}}$, $t_{AWD} \geq t_{AWD \text{ (min)}}$ and $t_{CWD} \geq t_{CWD \text{ (min)}}$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
22. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and \overline{WE} leading edge in late WRITE or READ-WRITE cycles.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = \text{LOW}$.

READ CYCLE




EARLY-WRITE CYCLE




DON'T CARE
 UNDEFINED

READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




NIBBLE MODE READ CYCLE




▨ DON'T CARE
▩ UNDEFINED

DRAM


NIBBLE MODE EARLY-WRITE CYCLE




NIBBLE MODE READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




RAS ONLY REFRESH CYCLE
 (ADDR = A₀ - A₉; A₁₀ and WE = DON'T CARE.)



CAS-BEFORE-RAS REFRESH CYCLE
 (A₀ - A₁₀ and WE = DON'T CARE)



HIDDEN REFRESH CYCLE
 (WE = HIGH)²³



- DON'T CARE
- UNDEFINED

DRAM

DRAM

4 MEG x 1 DRAM

STATIC COLUMN

DRAM

FEATURES

- Industry standard x1 pin-out, timing, functions and packages
- High performance, CMOS silicon gate process
- Single +5V±10% power supply.
- Low power, 5mW standby; 175mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 1024 cycle refresh distributed across 16ms
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- Optional Static Column access cycle

OPTIONS

- Timing
- | | |
|--------------|-----|
| 80ns access | - 8 |
| 100ns access | -10 |
| 120ns access | -12 |

- Packages
- | | |
|-------------|------|
| Plastic DIP | None |
| Ceramic DIP | C |
| Plastic ZIP | Z |
| Plastic SOJ | DJ |

MARKING


GENERAL DESCRIPTION

The MT4C1006 is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x1 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 22 address bits which are entered 11 bits (A0-A10) at a time. $\overline{\text{RAS}}$ is used to latch the first 11 bits and $\overline{\text{CAS}}$ the latter 11 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (high Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output pin(s), Q is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$).


Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level.

PIN ASSIGNMENT (Top View)


20 Pin DIP



20 Pin ZIP



20 Pin SOJ




*Address not used for $\overline{\text{RAS}}$ ONLY refresh
NOTE: Packaging information to be determined

Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, or HIDDEN refresh) so that all 1024 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed at least every 16ms, regardless of sequence.

STATIC COLUMN operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary.

The STATIC COLUMN cycle is always initiated with a row address strobed in by $\overline{\text{RAS}}$ followed by a column address strobed in by $\overline{\text{CAS}}$. By holding $\overline{\text{RAS}}$ LOW, the column address may be toggled strobing in different column addresses executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the STATIC COLUMN operation.

FUNCTIONAL BLOCK DIAGRAM
STATIC COLUMN



TRUTH TABLE

Function	RAS	CAS	WE	Addresses		
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
READ-WRITE	L	L	H→L→H	ROW	COL	Valid Data Out, Valid Data In
STATIC COLUMN READ	L	L	H	ROW	COL COL	Valid Data Out, Valid Data Out
STATIC COLUMN WRITE	L	L	L	ROW	COL COL	Valid Data In Valid Data In
STATIC COLUMN READ-WRITE	L	L	H→L→H	ROW	COL COL	Valid Data Out, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{CC} supply relative to V_{SS}	-1.0V to +7.0V
Operating Temperature, T_A (Ambient)	0°C to +70°C
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1 Watt
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS
(0°C ≤ T_A ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V_{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V_{IH}	2.4	$V_{CC}+1$	V	1
Input Low (Logic 0) Voltage, All Inputs	V_{IL}	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT any input (0V ≤ V_{IN} ≤ 6.5V, all other pins not under test = 0 volts)	I_i	-10	10	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V_{OUT} ≤ 5.5V)	I_{OZ}	-10	10	μA	
OUTPUT LEVELS					
Output High voltage ($I_{OUT} = -5mA$)	V_{OH}	2.4		V	
Output Low voltage ($I_{OUT} = 4.2mA$)	V_{OL}		0.4	V	

(Notes : 1, 3, 4, 6, 7) (0°C ≤ T_A ≤ 70°C; $V_{CC} = 5.0V \pm 10\%$)

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-8	-10	-12		
OPERATING CURRENT Average power supply operating current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC(MIN)}$)	I_{CC1}	100	85	60	mA	3, 4
STANDBY CURRENT (TTL) Power supply standby current ($\overline{RAS} = \overline{CAS} = V_{IH}$)	I_{CC2}	3	2	2	mA	
\overline{RAS} ONLY REFRESH CURRENT Average power supply current, \overline{RAS} ONLY mode (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$: $t_{RC} = t_{RC(MIN)}$)	I_{CC3}	100	85	60	mA	3
STATIC COLUMN CURRENT Average power supply current ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: $t_{PC} = t_{PC(MIN)}$)	I_{CC4}	60	50	30	mA	3,4
STANDBY CURRENT (CMOS) Power supply standby current ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$)	I_{CC5}	1	1	1	mA	
\overline{CAS} -BEFORE- \overline{RAS} REFRESH CURRENT Average power supply current, \overline{CAS} -BEFORE- \overline{RAS} Mode (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC(MIN)}$)	I_{CC6}	100	85	60	mA	3

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A ₀ -A ₁₀ , D	C _{I1}		5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	C _{I2}		7	pF	2
Output Capacitance: Q	C _O		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	^t RC	160		190		220		ns	
READ-MODIFY-WRITE cycle time	^t RWC	185		220		255		ns	
Access time from $\overline{\text{RAS}}$	^t RAC		80		100		120	ns	14
Access time from $\overline{\text{CAS}}$	^t CAC		20		25		35	ns	15
Access time from column address	^t AA		40		50		60	ns	
Access time from $\overline{\text{CAS}}$ precharge	^t CPA		45		55		65	ns	
$\overline{\text{RAS}}$ pulse width	^t RAS	80	10,000	100	10,000	120	10,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	20		25		35		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	70		80		90		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	20	10,000	25	10,000	35	10,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	80		100		120		ns	
$\overline{\text{CAS}}$ precharge time	^t CPN	15		15		20		ns	16
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	60	25	75	35	85	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	5		10		15		ns	
Row address set-up time	^t ASR	0		0		0		ns	
Row address hold time	^t RAH	10		15		20		ns	
$\overline{\text{RAS}}$ to column address delay time	^t RAD	15	40	20	50	25	60	ns	18
Column address set-up time	^t ASC	0		0		0		ns	
Column address hold time	^t CAH	15		20		25		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	95		115		140		ns	
Column address to $\overline{\text{RAS}}$ lead time	^t RAL	40		50		60		ns	
Read command set-up time	^t RCS	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in low-Z	^t CLZ	0		0		0		ns	
Output buffer turn-off delay	^t OFF	0	20	0	20	0	25	ns	20
$\overline{\text{WE}}$ command set-up time	^t WCS	0		0		0		ns	21
Write command hold time	^t WCH	15		20		25		ns	


ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS	SYM	-8		-10		-12		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Write command hold time (referenced to RAS)	t^{WCR}	60		75		90		ns	
Write command pulse width	t^{WP}	15		20		25		ns	
Write command to RAS lead time	t^{RWL}	25		30		35		ns	
Write command to CAS lead time	t^{CWL}	25		25		35		ns	
Data-in set-up time	t^{DS}	0		0		0		ns	22
Data-in hold time	t^{DH}	15		20		25		ns	22
Data-in hold time (referenced to RAS)	t^{DHR}	60		75		90		ns	
RAS to WE delay time	t^{RWD}	80		100		120		ns	21
Column address to WE delay time	t^{AWD}	40		50		100		ns	21
CAS to WE delay time	t^{CWD}	20		25		35		ns	21
Transition time (rise or fall)	t^{T}	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	t^{REF}		16		16		16	ms	
RAS to CAS Precharge time	t^{RPC}	0		0		0		ns	
CAS set-up time (CAS-BEFORE-RAS refresh)	t^{CSR}	10		10		10		ns	5
CAS hold time (CAS-BEFORE-RAS refresh)	t^{CHR}	20		20		30		ns	5
RAS pulse width (STATIC COLUMN)	t^{RASC}	80	100,000	100	100,000	120	100,000	ns	
CAS precharge time (STATIC COLUMN)	t^{CP}	10		10		15		ns	
STATIC COLUMN MODE cycle time	t^{SC}	45		55		65		ns	
STATIC COLUMN READ-MODIFY- WRITE cycle time	t^{SRMW}	80		100		160		ns	
Last write to column address delay time	t^{LWAD}	20	35	25	45	30	55	ns	
Last write to column address hold time	t^{AHLW}	75		95		115		ns	
Output data hold time from column address	t^{AOH}	5	—	5	—	5	—	ns	
Output data enable from write	t^{OW}	—	20	—	25	—	30	ns	


NOTES

- All voltages referenced to V_{SS} .
- This parameter is sampled. Capacitance is calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$.
- I_{CC} is dependent on cycle rates.
- I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
- Enables on-chip refresh and address counters.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
- An initial pause of $100\mu s$ is required after power-up followed by any $8 \overline{RAS}$ cycles before proper device operation is assured. The $8 \overline{RAS}$ cycle wake-up should be repeated any time the 16ms refresh requirement is exceeded.
- AC characteristics assume $t_T = 5ns$.
- $V_{IH \text{ min}}$ and $V_{IL \text{ max}}$ are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
- In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- If $\overline{CAS} = V_{IH}$, data output is high impedance.
- If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
- Measured with a load equivalent to 2 TTL gates and 100pF.
- Assumes that $t_{RCD} < t_{RCD \text{ (max)}}$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- Assumes that $t_{RCD} \geq t_{RCD \text{ (max)}}$.
- If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
- Operation within the $t_{RCD \text{ (max)}}$ limit ensures that $t_{RAC \text{ (max)}}$ can be met. $t_{RCD \text{ (max)}}$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD \text{ (max)}}$ limit, then access time is controlled exclusively by t_{CAC} .
- Operation within the $t_{RAD \text{ (max)}}$ limit ensures that $t_{RCD \text{ (max)}}$ can be met. $t_{RAD \text{ (max)}}$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD \text{ (max)}}$ limit, then access time is controlled exclusively by t_{AA} .
- Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
- $t_{OFF \text{ (max)}}$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
- t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS \text{ (min)}}$, the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD \text{ (min)}}$, $t_{AWD} \geq t_{AWD \text{ (min)}}$ and $t_{CWD} \geq t_{CWD \text{ (min)}}$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
- These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and \overline{WE} leading edge in late WRITE or READ-WRITE cycles.
- A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = \text{LOW}$.

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED


READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




STATIC COLUMN READ CYCLE




STATIC COLUMN EARLY-WRITE CYCLE




STATIC COLUMN READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




RAS ONLY REFRESH CYCLE
 (ADDR = A₀ - A₉; A₁₀ and \overline{WE} = DON'T CARE.)



CAS-BEFORE-RAS REFRESH CYCLE
 (A₀ - A₁₀ and \overline{WE} = DON'T CARE)



HIDDEN REFRESH CYCLE
 (\overline{WE} = HIGH)²³



DYNAMIC RAMs	1
DYNAMIC RAM MODULES	2
MULTIPOINT DYNAMIC RAMs	3
STATIC RAMs	4
STATIC RAM MODULES	5
CACHE DATA RAMs	6
FIFO MEMORIES	7
APPLICATION INFORMATION	8
MILITARY INFORMATION	9
PACKAGE INFORMATION	10
SALES INFORMATION	11

DRAM MODULE PRODUCT SELECTION GUIDE

Memory Configuration	Optional Access Cycle	Part Number	Access Time (ns)	Power Dissipation		Package			Process	Page
				Standby	Active	SIP	SIMM	ZIP		
64K x 8	Page Mode	MT8068M,MN	100,120,150	45mw	450mw	30	30		NMOS	2-3
64K x 9	Page Mode	MT9068M,MN	100,120,150	45mw	450mw	30	30		NMOS	2-13
256K x 4	Page Mode (low profile)	MT4259M,MN	80,100,120,150	60mw	600mw	30	30		NMOS	2-23
256K x 5	Page Mode (low profile)	MT85259M,MN	80,100,120,150	75mw	750mw	30	30		NMOS	2-33
256K x 8	Page Mode (low profile)	MT8259DMN	80,100,120,150	135mw	1350mw	30	30		NMOS	2-43
256K x 8	Fast Page Mode (512 cycle/8ms)	MT8C8256M,MN	80,100,120	120mw	1200mw	30	30		CMOS	2-53
256K x 8	Page Mode	MT8259M,MN	80,100,120,150	120mw	1200mw	30	30		NMOS	2-63
256K x 9	Page Mode (low profile)	MT9259DMN	80,100,120,150	135mw	1350mw	30	30		NMOS	2-73
256K x 9	Page Mode (512 cycle/8ms)	MT8C9256M,MN	80,100,120	135mw	1350mw	30	30		C/NMOS	2-83
256K x 9	Page Mode	MT9259M,MN	80,100,120,150	135mw	1350mw	30	30		NMOS	2-93
512K x 36	Page Mode (512 cycle/8ms)	MT8C36256M,ZN	80,100,120	100mw	2000mw		72	72	C/NMOS	2-103
512K x 36	Page Mode (512 cycle/8ms)	MT8C36512DM,DZN	80,100,120	100mw	2000mw		72	72	C/NMOS	2-113
1MEG x 8	Fast Page Mode	MT8C8024M,MN	80,100,120,150	40mw	1400mw	30	30		CMOS	2-123
1MEG x 8	Fast Page Mode (low profile)	MT8C8024DMN	80,100,120	40mw	1400mw	30	30		CMOS	2-133
1MEG x 8	Nibble Mode	MT8C8025M,MN	80,100,120	45mw	1575mw	30	30		CMOS	2-143
1MEG x 8	Static Column	MT8C8026M,MN	80,100,120	45mw	1575mw	30	30		CMOS	2-153
1MEG x 9	Fast Page Mode	MT8C9024M,MN	80,100,120	45mw	1575mw	30	30		CMOS	2-163
1MEG x 9	Fast Page Mode (low profile)	MT8C9024DMN	80,100,120	45mw	1575mw	30	30		CMOS	2-173
1MEG x 9	Nibble Mode	MT8C9025M,MN	80,100,120	45mw	1575mw	30	30		CMOS	2-183
1MEG x 9	Static Column	MT8C9026M,MN	80,100,120	45mw	1575mw	30	30		CMOS	2-193

DRAM MODULE

64K x 8 DRAM

FEATURES

- Industry standard pin-out in a 30-pin single-in-line memory module
- Single 5V±10% power supply
- All inputs, outputs and clocks are fully TTL compatible
- Low power, 45mW standby; 450mW active, typical
- On-board power supply decoupling capacitors (0.2µf) for low noise
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- 256 cycle refresh distributed across 4ms
- Optional Page Mode access cycle

OPTIONS


- Timing
 - 80ns access
 - 100ns access
 - 120ns access
 - 150ns access

MARKING

- Packages:
 - Leadless 30-pin SIMM
 - Leaded 30-pin SIP

M
MN

DRAM MODULE




GENERAL DESCRIPTION

The MT8068M/MN is a randomly accessed solid-state memory containing 65,536 words organized in a x8 configuration. The 14 address bits are entered 7 bits at a time using $\overline{\text{RAS}}$ to latch the first 7 bits and $\overline{\text{CAS}}$ the latter 7 bits. If the $\overline{\text{WE}}$ pin goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin remains open until the next $\overline{\text{CAS}}$ cycle.

By holding $\overline{\text{RAS}}$ LOW, $\overline{\text{CAS}}$ may be toggled to execute several faster READ or WRITE cycles within the $\overline{\text{RAS}}$ address defined page boundary. Returning $\overline{\text{RAS}}$ HIGH ter-

minates the memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing a $\overline{\text{RAS}}$ (refresh) cycle so that all 256 combinations of RAS addresses are executed at least every 4 ms (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity.

FUNCTIONAL BLOCK DIAGRAM



DRAM MODULE

TRUTH TABLE

Function	RAS	CAS	WE	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
PAGE-MODE READ	L	H→L→H, H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H, H→L→H	L	ROW	COL	Valid Data In, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE-RAS REFRESH	H→L	L	H	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{CC} supply relative to V_{SS} -1.0V to +7.0V
 Operating Temperature, T_A(Ambient) 0°C to +70°C
 Storage Temperature -55°C to +150°C
 Power Dissipation 8 Watt
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE Input leakage current, any input (0V ≤ V _{IN} ≤ V _{CC}), all other pins not under test = 0 volts	I _I	-80	80	μA	
OUTPUT LEAKAGE Output leakage current (Q is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{OZ}	-80	80	μA	
OUTPUT LEVELS Output High (Logic 1) voltage (I _{OUT} = 5mA)	V _{OH}	2.4		V	1
Output Low (Logic 0) voltage (I _{OUT} = 5mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX				UNITS	NOTES
		-8	-10	-12	-15		
STANDBY CURRENT: TTL input levels (R _{AS} = C _{AS} = V _{IH} after 8 R _{AS} cycles)	I _{CC1}	15	15	15	15	mA	
OPERATING CURRENT (R _{AS} and C _{AS} = Cycling; t _{RC} = t _{RC} (MIN))	I _{CC2}	195	165	165	135	mA	2
OPERATING CURRENT: PAGE MODE (R _{AS} = V _{IL} , C _{AS} = Cycling; t _{PC} = t _{PC} (MIN))	I _{CC3}	195	165	165	135	mA	2
REFRESH CURRENT: R _{AS} ONLY (R _{AS} = Cycling; C _{AS} = V _{IH} ; t _{RC} = t _{RC} (MIN))	I _{CC4}	165	120	120	105	mA	2
REFRESH CURRENT: C _{AS} -BEFORE-R _{AS} (R _{AS} and C _{AS} = cycling, t _{RC} = t _{RC} (MIN))	I _{CC5}	195	165	165	135	mA	2,19

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A ₀ -A ₇	C _{I1}		15	pF	18
Input Capacitance: R _{AS} , C _{AS} , WE	C _{I2}		24	pF	18
Input/Output Capacitance: DQ	C _{IO}		7	pF	18

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 10, 11, 17, 18) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)


DRAM MODULE

A.C. CHARACTERISTICS		-8		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t^1_{RC}	150		190		220		260		ns	6, 7
READ-MODIFY-WRITE cycle time	t^1_{RWC}	200		250		295		345		ns	
PAGE-MODE cycle time	t^1_{PC}	75		90		100		120		ns	6, 7
Access time from $\overline{\text{RAS}}$	t^1_{RAC}		80		100		120		150	ns	7, 8
Access time from $\overline{\text{CAS}}$	t^1_{CAC}		40		50		60		75	ns	7, 9
Output Enable	t^1_{OE}		25		25		30		40	ns	
$\overline{\text{RAS}}$ pulse width	t^1_{RAS}	80	10,000	100	10,000	120	10,000	150	10,000	ns	
$\overline{\text{RAS}}$ hold time	t^1_{RSH}	40		50		60		75		ns	
$\overline{\text{RAS}}$ precharge time	t^1_{RP}	60		80		90		100		ns	
$\overline{\text{CAS}}$ pulse width	t^1_{CAS}	40	10,000	50	10,000	60	10,000	75	10,000	ns	
$\overline{\text{CAS}}$ hold time	t^1_{CSH}	80		100		120		150		ns	
$\overline{\text{CAS}}$ precharge time	t^1_{CPN}	20		25		25		30		ns	19
$\overline{\text{CAS}}$ precharge time (PAGE-MODE)	t^1_{CP}	25		30		30		35		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t^1_{RCD}	20	40	25	50	25	60	25	75	ns	13
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ set-up time	t^1_{CRP}	10		15		20		20		ns	
Row address set-up time	t^1_{ASR}	0		0		0		0		ns	
Row address hold time	t^1_{RAH}	15		15		15		15		ns	
Column address set-up time	t^1_{ASC}	0		0		0		0		ns	
Column address hold time	t^1_{CAH}	15		20		20		25		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	t^1_{AR}	50		70		80		100		ns	
READ command set-up time	t^1_{RCS}	0		0		0		0		ns	
READ command hold time referenced to $\overline{\text{CAS}}$	t^1_{RCH}	0		0		0		0		ns	14
READ command hold time referenced to $\overline{\text{RAS}}$	t^1_{RRH}	0		0		0		0		ns	
Output buffer turn-off delay	t^1_{OFF}	0	25	0	30	0	30	0	35	ns	12
Output Disable	t^1_{OD}		25		30		30		35	ns	
WE command set-up time	t^1_{WCS}	0		0		0		0		ns	16
WRITE command hold time	t^1_{WCH}	15		35		40		45		ns	
WRITE command hold time referenced to $\overline{\text{RAS}}$	t^1_{WCR}	35		85		100		120		ns	
WRITE command pulse width	t^1_{WP}	15		35		40		45		ns	
WRITE command to $\overline{\text{RAS}}$ lead time	t^1_{RWL}	35		35		40		45		ns	
WRITE command to $\overline{\text{CAS}}$ lead time	t^1_{CWL}	35		35		40		45		ns	
Data-in set-up time	t^1_{DS}	0		0		0		0		ns	15
Data-in hold time	t^1_{DH}	15		35		40		45		ns	15
Data-in hold time reference to $\overline{\text{RAS}}$	t^1_{DHR}	35		60		65		70		ns	
$\overline{\text{CAS}}$ to WE delay	t^1_{CWD}	50		70		90		110		ns	16
$\overline{\text{RAS}}$ to WE delay	t^1_{RWD}	90		120		150		185		ns	16
Transition time (rise or fall)	t^1_{T}	3	100	3	100	3	100	3	100	ns	5, 17
Refresh Period (256 cycles)	t^1_{REF}		4		4		4		4	ms	22
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ refresh)	t^1_{CHR}	15		20		25		30		ns	21
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ refresh)	t^1_{CSR}	10		15		20		20		ns	21
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t^1_{RPC}	0		0		0		0		ns	21


NOTES

1. All voltages referenced to V_{SS} .
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of $100\mu s$ is required after power-up followed by any 8 \overline{RAS} cycles before proper device operation is assured. The 8 \overline{RAS} cycle wake-up should be repeated any time the 4ms refresh requirement is exceeded.
4. AC characteristics assume $t_T = 5ns$.
5. $V_{IH\ min}$ and $V_{IL\ max}$ are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ C \leq T_A \leq 70^\circ C$) is assured.
7. Measured with a load equivalent to 2 TTL gates and 100pF.
8. Assumes that $t_{RCD} < t_{RCD\ (max)}$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that $t_{RCD} \geq t_{RCD\ (max)}$.
10. If $\overline{CAS} = V_{IH}$, data output is high impedance.
11. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
12. $t_{OFF\ (max)}$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
13. Operation within the $t_{RCD\ (max)}$ limit ensures that $t_{RAC\ (max)}$ can be met. $t_{RCD\ (max)}$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD\ (max)}$ limit, then access time is controlled exclusively by t_{CAC} .
14. t_{RCH} is referenced to the first rising edge of \overline{RAS} or \overline{CAS} .
15. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and to the \overline{WE} leading edge in late WRITE or READ-MODIFY-WRITE cycles.
16. t_{WCS} , t_{CWD} and t_{RWD} are restrictive operating parameters in READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS\ (min)}$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{CWD} \geq t_{CWD\ (min)}$ and $t_{RWD} \geq t_{RWD\ (min)}$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
17. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
18. Capacitance calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$. This parameter is sampled.
19. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CP} . Note 8 applies to determine valid data out.
20. During a READ cycle if \overline{OE} is LOW then taken HIGH before \overline{CAS} goes HIGH, (V_{IH}) Q goes open. If \overline{OE} is tied permanently LOW, a READ-MODIFY-WRITE operation is not possible.
21. On-chip refresh and address counters are enabled.
22. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = LOW$ and $\overline{OE} = HIGH$.

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED

READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




DRAM MODULE



PAGE-MODE READ CYCLE



▨ DON'T CARE
▩ UNDEFINED


PAGE-MODE EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED

DRAM MODULE


RAS ONLY REFRESH CYCLE
 (ADDR = A₀ - A₇; WE = DON'T CARE.)



CAS-BEFORE-RAS REFRESH CYCLE
 (A₀ - A₇, WE, OE = DON'T CARE.)



HIDDEN REFRESH CYCLE
 (WE = HIGH)²²



DRAM MODULE

DRAM MODULE

64K x 9 DRAM

DRAM MODULE

FEATURES

- Industry standard pin-out in a 30-pin single-in-line memory module
- Single 5V±10% power supply
- All inputs, outputs and clocks are fully TTL compatible
- Low power, 45mW standby; 450mW active, typical
- On-board power supply decoupling capacitors (0.2µf) for low noise
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- 256 cycle refresh distributed across 4ms
- Optional Page Mode access cycle

OPTIONS

- Timing
 - 80ns access
 - 100ns access
 - 120ns access
 - 150ns access

MARKING


- Packages:
 - Leadless 30-pin SIMM
 - Leaded 30-pin SIP

M
MN

PIN ASSIGNMENT (Top View)

30 PIN SIMM
(MJ)

30 PIN SIP
(MC)




GENERAL DESCRIPTION

The MT9068M/MN is a randomly accessed solid-state memory containing 65,536 words organized in a x9 configuration. The 16 address bits are entered 8 bits at a time using $\overline{\text{RAS}}$ to latch the first 8 bits and $\overline{\text{CAS}}$ the latter 8 bits. If the $\overline{\text{WE}}$ pin goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin remains open until the next $\overline{\text{CAS}}$ cycle.

By holding $\overline{\text{RAS}}$ LOW, $\overline{\text{CAS}}$ may be toggled to execute several faster READ or WRITE cycles within the $\overline{\text{RAS}}$ address defined page boundary. Returning $\overline{\text{RAS}}$ HIGH ter-

minates the memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing a $\overline{\text{RAS}}$ (refresh) cycle so that all 256 combinations of $\overline{\text{RAS}}$ addresses are executed at least every 4 ms (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity.

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

Function	RAS	CAS	WE	Addresses			NOTES
				tR	tC		
Standby	H	H	H	X	X	High Impedance	
READ	L	L	H	ROW	COL	Data Out	
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In	
PAGE-MODE READ	L	H→L→H, H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out	
PAGE-MODE WRITE	L	H→L→H, H→L→H	L	ROW	COL	Valid Data In, Valid Data In	
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance	
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out	
CAS-BEFORE- RAS REFRESH	H→L	L	H	X	X	High Impedance	

ABSOLUTE MAXIMUM RATINGS*

Voltage on V _{CC} supply relative to V _{SS}	-1.0V to +7.0V
Operating Temperature, T _A (Ambient).....	0°C to +70°C
Storage Temperature.....	-55°C to +150°C
Power Dissipation.....	9 Watt
Short Circuit Output Current.....	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE Input leakage current, any input (0V ≤ V _{IN} ≤ V _{CC}), all other pins not under test = 0 volts	I _I	-90	90	μA	
OUTPUT LEAKAGE Output leakage current (Q is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{OZ}	-90	90	μA	
OUTPUT LEVELS Output High (Logic 1) voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	1
Output Low (Logic 0) voltage (I _{OUT} = 5mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX				UNITS	NOTES
		-8	-10	-12	-15		
STANDBY CURRENT: TTL input levels ($\overline{RAS} = \overline{CAS} = V_{IH}$ after 8 \overline{RAS} cycles)	I _{CC1}	15	15	15	15	mA	
OPERATING CURRENT (\overline{RAS} and \overline{CAS} = Cycling; t _{RC} = t _{RC(MIN)})	I _{CC2}	195	165	165	135	mA	2
OPERATING CURRENT: PAGE MODE ($\overline{RAS} = V_{IL}$, \overline{CAS} = Cycling; t _{PC} = t _{PC(MIN)})	I _{CC3}	195	165	165	135	mA	2
REFRESH CURRENT: \overline{RAS} ONLY (\overline{RAS} = Cycling; $\overline{CAS} = V_{IH}$; t _{RC} = t _{RC(MIN)})	I _{CC4}	165	120	120	105	mA	2
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} (\overline{RAS} and \overline{CAS} = cycling; t _{RC} = t _{RC(MIN)})	I _{CC5}	195	165	165	135	mA	2,19

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: D	C _{I1}		7	pF	18
Input Capacitance: A0-A7	C _{I2}		15	pF	18
Input Capacitance: \overline{RAS} , \overline{CAS} , WE	C _{I3}		24	pF	18
Output Capacitance: Q	C _{O2}		7	pF	18
Input/Output Capacitance: DQ	C _{O1}		7	pF	18

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 10, 11, 17, 18) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)


DRAM MODULE

A.C. CHARACTERISTICS		-8		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t_{RC}	150		190		220		260		ns	6, 7
READ-MODIFY-WRITE cycle time	t_{RWC}	180		220		255		295		ns	
PAGE-MODE cycle time	t_{PC}	75		90		100		120		ns	6, 7
Access time from RAS	t_{RAC}		80		100		120		150	ns	7, 8
Access time from CAS	t_{CAC}		40		50		60		75	ns	7, 9
RAS pulse width	t_{RAS}	80	10,000	100	10,000	120	10,000	150	10,000	ns	
RAS hold time	t_{RSH}	40		50		60		75		ns	
RAS precharge time	t_{RP}	60		80		90		100		ns	
CAS pulse width	t_{CAS}	40	10,000	50	10,000	60	10,000	75	10,000	ns	
CAS hold time	t_{CSH}	80		100		120		150		ns	
CAS precharge time	t_{CPN}	20		25		25		30		ns	19
CAS precharge time (PAGE-MODE)	t_{CP}	25		30		30		35		ns	
RAS to CAS delay time	t_{RCD}	20	40	25	50	25	60	25	75	ns	13
CAS to RAS set-up time	t_{CRP}	10		15		20		20		ns	
Row address set-up time	t_{ASR}	0		0		0		0		ns	
Row address hold time	t_{RAH}	15		15		15		15		ns	
Column address set-up time	t_{ASC}	0		0		0		0		ns	
Column address hold time	t_{CAH}	15		20		20		25		ns	
Column address hold time referenced to RAS	t_{AR}	50		70		80		100		ns	
READ command set-up time	t_{RCS}	0		0		0		0		ns	
READ command hold time referenced to CAS	t_{RCH}	0		0		0		0		ns	14
READ command hold time referenced to RAS	t_{RRH}	0		0		0		0		ns	
Output buffer turn-off delay	t_{OFF}	0	25	0	30	0	30	0	35	ns	12
WE command set-up time	t_{WCS}	0		0		0		0		ns	16
WRITE command hold time	t_{WCH}	15		35		40		45		ns	
WRITE command hold time referenced to RAS	t_{WCR}	35		85		100		120		ns	
WRITE command pulse width	t_{WP}	15		35		40		45		ns	
WRITE command to RAS lead time	t_{RWL}	35		35		40		45		ns	
WRITE command to CAS lead time	t_{CWL}	35		35		40		45		ns	
Data-in set-up time	t_{DS}	0		0		0		0		ns	15
Data-in hold time	t_{DH}	15		35		40		45		ns	15
Data-in hold time referenced to RAS	t_{DHR}	35		85		100		120		ns	
CAS to WE delay	t_{CWD}	30		40		50		60		ns	16
RAS to WE delay	t_{RWD}	70		90		110		135		ns	16
Transition time (rise or fall)	t_T	3	100	3	100	3	100	3	100	ns	5, 17
Refresh Period (256 cycles)	t_{REF}		4		4		4		4	ms	21
CAS hold time (CAS-before-RAS refresh)	t_{CHR}	15		20		25		30		ns	20
CAS set-up time (CAS-BEFORE-RAS) refresh	t_{CSR}	10		15		20		20		ns	20
RAS to CAS precharge time	t_{RPC}	0		0		0		0		ns	20


NOTES



1. All voltages referenced to V_{SS} .
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100 μ s is required after power-up followed by any 8 \overline{RAS} cycles before proper device operation is assured. The 8 \overline{RAS} cycle wake-up should be repeated any time the 4ms refresh requirement is exceeded.
4. AC characteristics assume $t_T = 5$ ns.
5. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$) is assured.
7. Measured with a load equivalent to 2 TTL gates and 100pF.
8. Assumes that $t_{RCD} < t_{RCD}(\text{max})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$.
10. If $\overline{CAS} = V_{IH}$, data output is high impedance.
11. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
12. $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
13. Operation within the $t_{RCD}(\text{max})$ limit ensures that $t_{RAC}(\text{max})$ can be met. $t_{RCD}(\text{max})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
14. t_{RCH} is referenced to the first rising edge of \overline{RAS} or \overline{CAS} .
15. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and to the \overline{WE} leading edge in late WRITE or READ-MODIFY-WRITE cycles.
16. t_{WCS} , t_{CWD} and t_{RWD} are restrictive operating parameters in READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{CWD} \geq t_{CWD}(\text{min})$ and $t_{RWD} \geq t_{RWD}(\text{min})$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
17. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
18. Capacitance calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3$ V and $V_{CC} = 5$ V. This parameter is sampled.
19. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CP} . Note 8 applies to determine valid data out.
20. On-chip refresh and address counters are enabled.
21. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = \text{LOW}$.

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED

READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




PAGE-MODE READ CYCLE




DON'T CARE
 UNDEFINED

PAGE-MODE EARLY-WRITE CYCLE




DRAM MODULE


RAS ONLY REFRESH CYCLE
 (ADDR = A₀ - A₇; A₈ and \overline{WE} = DON'T CARE.)



CAS-BEFORE-RAS REFRESH CYCLE
 (A₀ - A₈ and \overline{WE} = DON'T CARE.)



HIDDEN REFRESH CYCLE
 (\overline{WE} = HIGH)²¹



 DON'T CARE
 UNDEFINED

DRAM MODULE

DRAM MODULE

256K x 4 DRAM LOW PROFILE

FEATURES

- Industry standard pin-out in a 22-pin single-in-line memory module
- Low profile
- Single 5V±10% power supply
- All inputs, outputs and clocks are fully TTL compatible
- Low power, 60mW standby; 600mW active, typical
- On-board power supply decoupling capacitors (0.2µf) for low noise
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- 256 cycle refresh distributed across 4ms
- Optional Page Mode access cycle

OPTIONS

- Timing
 - 80ns access
 - 100ns access
 - 120ns access
 - 150ns access
- Packages:
 - Leaded 22-pin SIP


MARKING

- 8
-10
-12
-15

MN

PIN ASSIGNMENT (Top View)

22 PIN SIP
(MA)



DRAM MODULE

GENERAL DESCRIPTION


The MT4259MN is a randomly accessed solid-state memory containing 262,144 words organized in a x4 configuration. The 16 address bits are entered 8 bits at a time using $\overline{\text{RAS}}$ to latch the first 8 bits and $\overline{\text{CAS}}$ the latter 8 bits. If the $\overline{\text{WE}}$ pin goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin remains open until the next $\overline{\text{CAS}}$ cycle.

By holding $\overline{\text{RAS}}$ LOW, $\overline{\text{CAS}}$ may be toggled to execute several faster READ or WRITE cycles within the $\overline{\text{RAS}}$ address defined page boundary. Returning $\overline{\text{RAS}}$ HIGH ter-

minates the memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing a $\overline{\text{RAS}}$ (refresh) cycle so that all 256 combinations of $\overline{\text{RAS}}$ addresses are executed at least every 4 ms (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity.

FUNCTIONAL BLOCK DIAGRAM

U1 - U4 = MT1259EJ



TRUTH TABLE

Function	RAS	CAS	WE	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
PAGE-MODE READ	L	H→L→H, H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H, H→L→H	L	ROW	COL	Valid Data In, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{CC} supply relative to V_{SS} -1.0V to +7.0V
 Operating Temperature, T_A(Ambient) 0°C to +70°C
 Storage Temperature -55°C to +150°C
 Power Dissipation 4 Watt
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE Input leakage current, any input (0V ≤ V _{IN} ≤ V _{CC}), all other pins not under test = 0 volts	I _I	-40	40	μA	
OUTPUT LEAKAGE Output leakage current (Q is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{OZ}	-40	40	μA	
OUTPUT LEVELS Output High (Logic 1) voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	1
Output Low (Logic 0) voltage (I _{OUT} = 5mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX				UNITS	NOTES
		-8	-10	-12	-15		
STANDBY CURRENT: TTL input levels (\overline{RAS} = \overline{CAS} = V _{IH} after 8 \overline{RAS} cycles)	I _{CC1}	20	20	20	20	mA	
OPERATING CURRENT (\overline{RAS} and \overline{CAS} = Cycling; t _{RC} = t _{RC(MIN)})	I _{CC2}	260	220	220	180	mA	2
OPERATING CURRENT: PAGE MODE (\overline{RAS} = V _{IL} , \overline{CAS} = Cycling; t _{PC} = t _{PC(MIN)})	I _{CC3}	260	220	220	180	mA	2
REFRESH CURRENT: \overline{RAS} ONLY (\overline{RAS} = Cycling; \overline{CAS} = V _{IH} ; t _{RC} = t _{RC(MIN)})	I _{CC4}	220	160	160	140	mA	2
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} (\overline{RAS} and \overline{CAS} = cycling, t _{RC} = t _{RC(MIN)})	I _{CC5}	260	220	220	180	mA	2,19

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A ₀ -A ₈	C _{I1}		20	pF	18
Input Capacitance: \overline{RAS} , \overline{CAS} , WE	C _{I2}		32	pF	18
Input Capacitance: D	C _{I3}		7	pF	18
Output Capacitance: Q	C _O		7	pF	18

DRAM MODULE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 10, 11, 17, 18) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ±10%)


DRAM MODULE

A.C. CHARACTERISTICS		-8		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	^t RC	150		190		220		260		ns	6, 7
READ-MODIFY-WRITE cycle time	^t RWC	180		220		255		295		ns	
PAGE-MODE cycle time	^t PC	75		90		100		120		ns	6, 7
Access time from $\overline{\text{RAS}}$	^t RAC		80		100		120		150	ns	7, 8
Access time from $\overline{\text{CAS}}$	^t CAC		40		50		60		75	ns	7, 9
$\overline{\text{RAS}}$ pulse width	^t RAS	80	10,000	100	10,000	120	10,000	150	10,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	40		50		60		75		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	60		80		90		100		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	40	10,000	50	10,000	60	10,000	75	10,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	80		100		120		150		ns	
$\overline{\text{CAS}}$ precharge time	^t CPN	20		25		25		30		ns	19
$\overline{\text{CAS}}$ precharge time (PAGE-MODE)	^t CP	25		30		30		35		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	40	25	50	25	60	25	75	ns	13
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ set-up time	^t CRP	10		15		20		20		ns	
Row address set-up time	^t ASR	0		0		0		0		ns	
Row address hold time	^t RAH	15		15		15		15		ns	
Column address set-up time	^t ASC	0		0		0		0		ns	
Column address hold time	^t CAH	15		20		20		25		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	^t AR	50		70		80		100		ns	
READ command set-up time	^t RCS	0		0		0		0		ns	
READ command hold time referenced to $\overline{\text{CAS}}$	^t RCH	0		0		0		0		ns	14
READ command hold time referenced to $\overline{\text{RAS}}$	^t RRH	0		0		0		0		ns	
Output buffer turn-off delay	^t OFF	0	25	0	30	0	30	0	35	ns	12
$\overline{\text{WE}}$ command set-up time	^t WCS	0		0		0		0		ns	16
WRITE command hold time	^t WCH	15		35		40		45		ns	
WRITE command hold time referenced to $\overline{\text{RAS}}$	^t WCR	35		85		100		120		ns	
WRITE command pulse width	^t WP	15		35		40		45		ns	
WRITE command to $\overline{\text{RAS}}$ lead time	^t RWL	35		35		40		45		ns	
WRITE command to $\overline{\text{CAS}}$ lead time	^t CWL	35		35		40		45		ns	
Data-in set-up time	^t DS	0		0		0		0		ns	15
Data-in hold time	^t DH	15		35		40		45		ns	15
Data-in hold time referenced to $\overline{\text{RAS}}$	^t DHR	35		85		100		120		ns	
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	^t CWD	30		40		50		60		ns	16
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	^t RWD	70		90		110		135		ns	16
Transition time (rise or fall)	^t T	3	100	3	100	3	100	3	100	ns	5, 17
Refresh Period (256 cycles)	^t REF		4		4		4		4	ms	21
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	^t CHR	15		20		25		30		ns	20
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$) refresh	^t CSR	10		15		20		20		ns	20
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	^t RPC	0		0		0		0		ns	20


NOTES



1. All voltages referenced to V_{SS} .
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of $100\mu s$ is required after power-up followed by any 8 \overline{RAS} cycles before proper device operation is assured. The 8 \overline{RAS} cycle wake-up should be repeated any time the 4ms refresh requirement is exceeded.
4. AC characteristics assume $t_T = 5ns$.
5. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ C \leq T_A \leq 70^\circ C$) is assured.
7. Measured with a load equivalent to 2 TTL gates and 100pF.
8. Assumes that $t_{RCD} < t_{RCD}(\max)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
10. If $\overline{CAS} = V_{IH}$, data output is high impedance.
11. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
12. $t_{OFF}(\max)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
13. Operation within the $t_{RCD}(\max)$ limit ensures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
14. t_{RCH} is referenced to the first rising edge of \overline{RAS} or \overline{CAS} .
15. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and to the \overline{WE} leading edge in late WRITE or READ-MODIFY-WRITE cycles.
16. t_{WCS} , t_{CWD} and t_{RWD} are restrictive operating parameters in READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{CWD} \geq t_{CWD}(\min)$ and $t_{RWD} \geq t_{RWD}(\min)$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
17. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
18. Capacitance calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$. This parameter is sampled.
19. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CP} . Note 8 applies to determine valid data out.
20. On-chip refresh and address counters are enabled.
21. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = LOW$.

READ CYCLE




EARLY-WRITE CYCLE






 DON'T CARE
 UNDEFINED

READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




PAGE-MODE READ CYCLE




 DON'T CARE
 UNDEFINED

PAGE-MODE EARLY-WRITE CYCLE




DRAM MODULE


RAS ONLY REFRESH CYCLE
 (ADDR = A₀ - A₇; A₈ and WE = DON'T CARE.)



CAS-BEFORE-RAS REFRESH CYCLE
 (A₀ - A₈ and WE = DON'T CARE.)



HIDDEN REFRESH CYCLE
 (WE = HIGH)²¹



 DON'T CARE
 UNDEFINED

DRAM MODULE

DRAM MODULE

256K x 5 DRAM LOW PROFILE

FEATURES

- Industry standard pin-out in a 24-pin single-in-line memory module
- Low profile (0.415 inch, typical)
- Single 5V±10% power supply
- All inputs, outputs and clocks are fully TTL compatible
- Low power, 75mW standby; 750mW active, typical
- On-board power supply decoupling capacitors (0.2µf) for low noise
- Refresh modes: \overline{RAS} ONLY, \overline{CAS} -BEFORE- \overline{RAS} , and HIDDEN
- 256 cycle refresh distributed across 4ms
- Optional Page Mode access cycle

OPTIONS


- Timing
 - 80ns access
 - 100ns access
 - 120ns access
 - 150ns access
- Packages:
 - Leaded 24-pin SIP

MARKING

- 8
-10
-12
-15

MN

PIN ASSIGNMENT (Top View)



DRAM MODULE

GENERAL DESCRIPTION

The MT85259MN is a randomly accessed solid-state memory containing 262,144 words organized in a x5 configuration. The 16 address bits are entered 8 bits at a time using \overline{RAS} to latch the first 8 bits and \overline{CAS} the latter 8 bits. If the \overline{WE} pin goes LOW prior to \overline{CAS} going LOW, the output pin remains open until the next \overline{CAS} cycle.


By holding \overline{RAS} LOW, \overline{CAS} may be toggled to execute several faster READ or WRITE cycles within the \overline{RAS} address defined page boundary. Returning \overline{RAS} HIGH ter-

minates the memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the \overline{RAS} high time. Memory cell data is retained in its correct state by maintaining power and executing a \overline{RAS} (refresh) cycle so that all 256 combinations of \overline{RAS} addresses are executed at least every 4 ms (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity.

FUNCTIONAL BLOCK DIAGRAM

DRAM MODULE

U1 - U5 = MT1259EJ



TRUTH TABLE

Function	RAS	CAS	WE	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
PAGE-MODE READ	L	H→L→H, H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H, H→L→H	L	ROW	COL	Valid Data In, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on V _{CC} supply relative to V _{SS}	-1.0V to +7.0V
Operating Temperature, T _A (Ambient)	0°C to +70°C
Storage Temperature	-55°C to +150°C
Power Dissipation	5 Watt
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE Input leakage current, any input (0V ≤ V _{IN} ≤ V _{CC}), all other pins not under test = 0 volts	I _I	-50	50	μA	
OUTPUT LEAKAGE Output leakage current (Q is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{OZ}	-50	50	μA	
OUTPUT LEVELS Output High (Logic 1) voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	1
Output Low (Logic 0) voltage (I _{OUT} = 5mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX				UNITS	NOTES
		-8	-10	-12	-15		
STANDBY CURRENT: TTL input levels (\overline{RAS} = \overline{CAS} = V _{IH} after 8 \overline{RAS} cycles)	I _{CC1}	25	25	25	25	mA	
OPERATING CURRENT (\overline{RAS} and \overline{CAS} = Cycling: t _{RC} = t _{RC(MIN)})	I _{CC2}	325	275	275	225	mA	2
OPERATING CURRENT: PAGE MODE (\overline{RAS} = V _{IL} , \overline{CAS} = Cycling: t _{PC} = t _{PC(MIN)})	I _{CC3}	325	275	275	225	mA	2
REFRESH CURRENT: \overline{RAS} ONLY (\overline{RAS} = Cycling: \overline{CAS} = V _{IH} : t _{RC} = t _{RC(MIN)})	I _{CC4}	275	200	200	175	mA	2
REFRESH CURRENT: \overline{CAS}-BEFORE-\overline{RAS} (\overline{RAS} and \overline{CAS} = cycling, t _{RC} = t _{RC(MIN)})	I _{CC5}	325	275	275	225	mA	2,19

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A ₀ -A ₈	C _{I1}		25	pF	18
Input Capacitance: \overline{RAS} , \overline{CAS} , \overline{WE}	C _{I2}		40	pF	18
Input Capacitance: D	C _{I3}		7	pF	18
Output Capacitance: Q	C _O		7	pF	18

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 3, 4, 5, 10, 11, 17, 18) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t_{RC}	150		190		220		260		ns	6, 7
READ-MODIFY-WRITE cycle time	t_{RWC}	180		220		255		295		ns	
PAGE-MODE cycle time	t_{PC}	75		90		100		120		ns	6, 7
Access time from $\overline{\text{RAS}}$	t_{RAC}		80		100		120		150	ns	7, 8
Access time from $\overline{\text{CAS}}$	t_{CAC}		40		50		60		75	ns	7, 9
$\overline{\text{RAS}}$ pulse width	t_{RAS}	80	10,000	100	10,000	120	10,000	150	10,000	ns	
$\overline{\text{RAS}}$ hold time	t_{RSH}	40		50		60		75		ns	
$\overline{\text{RAS}}$ precharge time	t_{RP}	60		80		90		100		ns	
$\overline{\text{CAS}}$ pulse width	t_{CAS}	40	10,000	50	10,000	60	10,000	75	10,000	ns	
$\overline{\text{CAS}}$ hold time	t_{CSH}	80		100		120		150		ns	
$\overline{\text{CAS}}$ precharge time	t_{CPN}	20		25		25		30		ns	19
$\overline{\text{CAS}}$ precharge time (PAGE-MODE)	t_{CP}	25		30		30		35		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t_{RCD}	20	40	25	50	25	60	25	75	ns	13
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ set-up time	t_{CRP}	10		15		20		20		ns	
Row address set-up time	t_{ASR}	0		0		0		0		ns	
Row address hold time	t_{RAH}	15		15		15		15		ns	
Column address set-up time	t_{ASC}	0		0		0		0		ns	
Column address hold time	t_{CAH}	15		20		20		25		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	t_{AR}	50		70		80		100		ns	
READ command set-up time	t_{RCS}	0		0		0		0		ns	
READ command hold time referenced to $\overline{\text{CAS}}$	t_{RCH}	0		0		0		0		ns	14
READ command hold time referenced to $\overline{\text{RAS}}$	t_{RRH}	0		0		0		0		ns	
Output buffer turn-off delay	t_{OFF}	0	25	0	30	0	30	0	35	ns	12
$\overline{\text{WE}}$ command set-up time	t_{WCS}	0		0		0		0		ns	16
WRITE command hold time	t_{WCH}	15		35		40		45		ns	
WRITE command hold time referenced to $\overline{\text{RAS}}$	t_{WCR}	35		85		100		120		ns	
WRITE command pulse width	t_{WP}	15		35		40		45		ns	
WRITE command to $\overline{\text{RAS}}$ lead time	t_{RWL}	35		35		40		45		ns	
WRITE command to $\overline{\text{CAS}}$ lead time	t_{CWL}	35		35		40		45		ns	
Data-in set-up time	t_{DS}	0		0		0		0		ns	15
Data-in hold time	t_{DH}	15		35		40		45		ns	15
Data-in hold time referenced to $\overline{\text{RAS}}$	t_{DHR}	35		85		100		120		ns	
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	t_{CWD}	30		40		50		60		ns	16
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	t_{RWD}	70		90		110		135		ns	16
Transition time (rise or fall)	t_T	3	100	3	100	3	100	3	100	ns	5, 17
Refresh Period (256 cycles)	t_{REF}		4		4		4		4	ms	21
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	t_{CHR}	15		20		25		30		ns	20
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$) refresh	t_{CSR}	10		15		20		20		ns	20
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t_{RPC}	0		0		0		0		ns	20


NOTES

1. All voltages referenced to V_{SS} .
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of $100\mu s$ is required after power-up followed by any 8 \overline{RAS} cycles before proper device operation is assured. The 8 \overline{RAS} cycle wake-up should be repeated any time the 4ms refresh requirement is exceeded.
4. AC characteristics assume $t_T = 5ns$.
5. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ C \leq T_A \leq 70^\circ C$) is assured.
7. Measured with a load equivalent to 2 TTL gates and 100pF.
8. Assumes that $t_{RCD} < t_{RCD}(\max)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
10. If $\overline{CAS} = V_{IH}$, data output is high impedance.
11. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
12. $t_{OFF}(\max)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
13. Operation within the $t_{RCD}(\max)$ limit ensures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
14. t_{RCH} is referenced to the first rising edge of \overline{RAS} or \overline{CAS} .
15. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and to the \overline{WE} leading edge in late WRITE or READ-MODIFY-WRITE cycles.
16. t_{WCS} , t_{CWD} and t_{RWD} are restrictive operating parameters in READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{CWD} \geq t_{CWD}(\min)$ and $t_{RWD} \geq t_{RWD}(\min)$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
17. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
18. Capacitance calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$. This parameter is sampled.
19. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CP} . Note 8 applies to determine valid data out.
20. On-chip refresh and address counters are enabled.
21. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = \text{LOW}$.

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED

READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




PAGE-MODE READ CYCLE




▨ DON'T CARE
▩ UNDEFINED

PAGE-MODE EARLY-WRITE CYCLE




DRAM MODULE


RAS ONLY REFRESH CYCLE
 (ADDR = A₀ - A₇; A₈ and \overline{WE} = DON'T CARE.)



CAS-BEFORE-RAS REFRESH CYCLE
 (A₀ - A₈, \overline{WE} = DON'T CARE.)



HIDDEN REFRESH CYCLE
 (\overline{WE} = HIGH)²¹



 DON'T CARE
 UNDEFINED

DRAM MODULE

DRAM MODULE

256K x 8 DRAM LOW PROFILE

FEATURES

- Industry standard pin-out in a 30-pin single-in-line package
- Low profile, double-side mount (0.45 in)
- Single 5V±10% power supply
- All inputs, outputs and clocks are fully TTL compatible
- Low power, 135mW standby; 1350mW active, typical
- Refresh modes: \overline{RAS} ONLY, \overline{CAS} -BEFORE- \overline{RAS} , and HIDDEN
- 256 cycle refresh distributed across 4ms
- Optional Page Mode access cycle

OPTIONS


- Timing
 - 80ns access
 - 100ns access
 - 120ns access
 - 150ns access

MARKING

- Packages:

Leaded 30-pin SIP (low profile)	DMN
---------------------------------	-----

PIN ASSIGNMENT (Top View)



DRAM MODULE

GENERAL DESCRIPTION


The MT8259 is a randomly accessed solid-state memory containing 262,144 bits organized in a x8 configuration. The 18 address words are entered 9 bits at a time using \overline{RAS} to latch the first 9 bits and \overline{CAS} the latter 9 bits. If the \overline{WE} pin goes LOW prior to \overline{CAS} going LOW, the output pin remains open until the next \overline{CAS} cycle.

By holding \overline{RAS} LOW, \overline{CAS} may be toggled to execute several faster READ or WRITE cycles within the \overline{RAS} address defined page boundary. Returning \overline{RAS} HIGH ter-

minates the memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the \overline{RAS} high time. Memory cell data is retained in its correct state by maintaining power and executing a \overline{RAS} (refresh) cycle so that all 256 combinations of \overline{RAS} addresses are executed at least every 4 ms (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity.

FUNCTIONAL BLOCK DIAGRAM

DRAM MODULE



U1 - U8 = MT1259EJ

TRUTH TABLE

Function	RAS	CAS	WE	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
PAGE-MODE READ	L	H→L→H, H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H, H→L→H	L	ROW	COL	Valid Data In, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE-RAS REFRESH	H→L	L	H	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{cc} supply relative to V_{ss}-1.0V to +7.0V
 Operating Temperature, T_A(Ambient)0°C to +70°C
 Storage Temperature-55°C to +150°C
 Power Dissipation 8 Watt
 Short Circuit Output Current50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; V_{cc} = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{cc}	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{cc} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE Input leakage current, any input (0V ≤ V _{IN} ≤ V _{cc}), all other pins not under test = 0 volts	I _I	-80	80	μA	
OUTPUT LEAKAGE Output leakage current (Q is disabled, 0V ≤ V _{OUT} ≤ V _{cc})	I _{OZ}	-80	80	μA	
OUTPUT LEVELS Output High (Logic 1) voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	1
Output Low (Logic 0) voltage (I _{OUT} = 5mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX				UNITS	NOTES
		-8	-10	-12	-15		
STANDBY CURRENT: TTL input levels (\overline{RAS} = \overline{CAS} = V _{IH} after 8 \overline{RAS} cycles)	I _{cc1}	40	40	40	40	mA	
OPERATING CURRENT (\overline{RAS} and \overline{CAS} = Cycling: t _{RC} = t _{RC} (MIN))	I _{cc2}	500	440	440	360	mA	2
OPERATING CURRENT: PAGE MODE (\overline{RAS} = V _{IL} , \overline{CAS} = Cycling: t _{PC} = t _{PC} (MIN))	I _{cc3}	520	440	440	360	mA	2
REFRESH CURRENT: \overline{RAS} ONLY (\overline{RAS} = Cycling: \overline{CAS} = V _{IH} : t _{RC} = t _{RC} (MIN))	I _{cc4}	440	320	320	280	mA	2
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} (\overline{RAS} and \overline{CAS} = cycling, t _{RC} = t _{RC} (MIN))	I _{cc5}	520	440	440	360	mA	2,19

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A ₀ -A ₈	C _{I1}		40	pF	18
Input Capacitance: \overline{RAS} , \overline{CAS} , WE	C _{I2}		64	pF	18
Input/Output Capacitance: DQ	C _{I0}		12	pF	18

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 10, 11, 17, 18) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)


DRAM MODULE

A.C. CHARACTERISTICS		-8		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t_{RC}	150		190		220		260		ns	6, 7
READ-MODIFY-WRITE cycle time	t_{RWC}	180		220		255		295		ns	
PAGE-MODE cycle time	t_{PC}	75		90		100		120		ns	6, 7
Access time from $\overline{\text{RAS}}$	t_{RAC}		80		100		120		150	ns	7, 8
Access time from $\overline{\text{CAS}}$	t_{CAC}		40		50		60		75	ns	7, 9
$\overline{\text{RAS}}$ pulse width	t_{RAS}	80	10,000	100	10,000	120	10,000	150	10,000	ns	
$\overline{\text{RAS}}$ hold time	t_{RSH}	40		50		60		75		ns	
$\overline{\text{RAS}}$ precharge time	t_{RP}	60		80		90		100		ns	
$\overline{\text{CAS}}$ pulse width	t_{CAS}	40	10,000	50	10,000	60	10,000	75	10,000	ns	
$\overline{\text{CAS}}$ hold time	t_{CSH}	80		100		120		150		ns	
$\overline{\text{CAS}}$ precharge time	t_{CPN}	20		25		25		30		ns	19
$\overline{\text{CAS}}$ precharge time (PAGE-MODE)	t_{CP}	25		30		30		35		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t_{RCD}	20	40	25	50	25	60	25	75	ns	13
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ set-up time	t_{CRP}	10		15		20		20		ns	
Row address set-up time	t_{ASR}	0		0		0		0		ns	
Row address hold time	t_{RAH}	15		15		15		15		ns	
Column address set-up time	t_{ASC}	0		0		0		0		ns	
Column address hold time	t_{CAH}	15		20		20		25		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	t_{AR}	50		70		80		100		ns	
READ command set-up time	t_{RCS}	0		0		0		0		ns	
READ command hold time referenced to $\overline{\text{CAS}}$	t_{RCH}	0		0		0		0		ns	14
READ command hold time referenced to $\overline{\text{RAS}}$	t_{RRH}	0		0		0		0		ns	
Output buffer turn-off delay	t_{OFF}	0	25	0	30	0	30	0	35	ns	12
$\overline{\text{WE}}$ command set-up time	t_{WCS}	0		0		0		0		ns	16
WRITE command hold time	t_{WCH}	15		35		40		45		ns	
WRITE command hold time referenced to $\overline{\text{RAS}}$	t_{WCR}	35		85		100		120		ns	
WRITE command pulse width	t_{WP}	15		35		40		45		ns	
WRITE command to $\overline{\text{RAS}}$ lead time	t_{RWL}	35		35		40		45		ns	
WRITE command to $\overline{\text{CAS}}$ lead time	t_{CWL}	35		35		40		45		ns	
Data-in set-up time	t_{DS}	0		0		0		0		ns	15
Data-in hold time	t_{DH}	15		35		40		45		ns	15
Data-in hold time referenced to $\overline{\text{RAS}}$	t_{DHR}	35		85		100		120		ns	
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	t_{CWD}	30		40		50		60		ns	16
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	t_{RWD}	70		90		110		135		ns	16
Transition time (rise or fall)	t_T	3	100	3	100	3	100	3	100	ns	5, 17
Refresh Period (256 cycles)	t_{REF}		4		4		4		4	ms	21
$\overline{\text{CAS}}$ hold time (CAS-before-RAS refresh)	t_{CHR}	15		20		25		30		ns	20
$\overline{\text{CAS}}$ set-up time (CAS-BEFORE-RAS) refresh	t_{CSR}	10		15		20		20		ns	20
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t_{RPC}	0		0		0		0		ns	20


NOTES



1. All voltages referenced to V_{SS} .
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100 μ s is required after power-up followed by any 8 \overline{RAS} cycles before proper device operation is assured. The 8 \overline{RAS} cycle wake-up should be repeated any time the 4ms refresh requirement is exceeded.
4. AC characteristics assume $t_T = 5$ ns.
5. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$) is assured.
7. Measured with a load equivalent to 2 TTL gates and 100pF.
8. Assumes that $t_{RCD} < t_{RCD}(\text{max})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$.
10. If $\overline{CAS} = V_{IH}$, data output is high impedance.
11. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
12. $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
13. Operation within the $t_{RCD}(\text{max})$ limit ensures that $t_{RAC}(\text{max})$ can be met. $t_{RCD}(\text{max})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
14. t_{RCH} is referenced to the first rising edge of \overline{RAS} or \overline{CAS} .
15. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and to the \overline{WE} leading edge in late WRITE or READ-MODIFY-WRITE cycles.
16. t_{WCS} , t_{CWD} and t_{RWD} are restrictive operating parameters in READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{CWD} \geq t_{CWD}(\text{min})$ and $t_{RWD} \geq t_{RWD}(\text{min})$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
17. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
18. Capacitance calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$. This parameter is sampled.
19. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CP} . Note 8 applies to determine valid data out.
20. On-chip refresh and address counters are enabled.
21. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = \text{LOW}$.

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED

READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




PAGE-MODE READ CYCLE





DON'T CARE
 UNDEFINED

DRAM MODULE


PAGE-MODE EARLY-WRITE CYCLE




 DONT CARE
 UNDEFINED

DRAM MODULE


RAS ONLY REFRESH CYCLE
(ADDR = A₀ - A₇; A₈ and WE = DON'T CARE.)



CAS-BEFORE-RAS REFRESH CYCLE
(A₀ - A₈, WE = DON'T CARE.)



HIDDEN REFRESH CYCLE
(WE = HIGH)²¹



 DON'T CARE
 UNDEFINED

DRAM MODULE

DRAM MODULE

256K x 8 DRAM

REFRESH: 512 CYCLE/8MS

FEATURES

- Industry standard pin-out in a 30-pin single-in-line memory module
- Single 5V±10% power supply
- All inputs, outputs and clocks are fully TTL compatible
- Low power, 120mW standby; 1200mW active, typical
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS, and HIDDEN
- Optional Fast Page Mode access cycle
- 512 cycle refresh distributed across 8ms

OPTIONS

- Timing
80ns access
100ns access
120ns access


MARKING

- Packages:

Leadless 30-pin SIMM
Leaded 30-pin SIP

M
MN

DRAM MODULE



GENERAL DESCRIPTION


The MT8C8256 is a randomly accessed solid-state memory containing 262,144 words organized in a x8 configuration. The 18 address bits are entered 9 bits at a time using RAS to latch the first 9 bits and CAS the latter 9 bits. If the WE pin goes LOW prior to CAS going LOW, the output pin remains open until the next CAS cycle.

By holding RAS LOW, CAS may be toggled to execute several faster READ or WRITE cycles within the RAS address defined page boundary. Returning RAS HIGH ter-

minates the memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the RAS high time.

Memory cell data is retained in its correct state by maintaining power and executing a RAS (refresh) cycle so that all 512 combinations of RAS addresses are executed at least every 8 ms (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity.

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

Function	RAS	CAS	WE	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
PAGE-MODE READ	L	H→L→H, H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H, H→L→H	L	ROW	COL	Valid Data In, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on V _{CC} supply relative to V _{SS}	-1.0V to +7.0V
Operating Temperature, T _A (Ambient)	0°C to +70°C
Storage Temperature	-55°C to +150°C
Power Dissipation	8 Watt
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE Input leakage current, any input (0V ≤ V _{IH} ≤ V _{CC}), all other pins not under test = 0 volts	I _I	-20	20	μA	
OUTPUT LEAKAGE Output leakage current (Q is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{OZ}	-20	20	μA	
OUTPUT LEVELS Output High (Logic 1) voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	1
Output Low (Logic 0) voltage (I _{OUT} = 5mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX				UNITS	NOTES
		-8	-10	-12	-15		
STANDBY CURRENT: TTL input levels (\overline{RAS} = \overline{CAS} = V _{IH} after 8 \overline{RAS} cycles)	I _{CC1}	6	4	4	4	mA	
OPERATING CURRENT (\overline{RAS} and \overline{CAS} = Cycling: t _{RC} = t _{RC(MIN)})	I _{CC2}	140	120	100	80	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE (\overline{RAS} = V _{IL} , \overline{CAS} = Cycling: t _{PC} = t _{PC(MIN)})	I _{CC3}	100	80	60	40	mA	3, 4
REFRESH CURRENT: \overline{RAS} ONLY (\overline{RAS} = Cycling: \overline{CAS} = V _{IH} : t _{RC} = t _{RC(MIN)})	I _{CC4}	140	120	100	80	mA	3, 4
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} (\overline{RAS} and \overline{CAS} = cycling, t _{RC} = t _{RC(MIN)})	I _{CC5}	140	120	100	80	mA	3, 4

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A ₀ -A ₈	C _{I1}		10	pF	2
Input Capacitance: \overline{RAS} , \overline{CAS} , WE	C _{I2}		14	pF	2
Input/Output Capacitance: DQ	C _{I0}		12	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t^{RC}	160		190		220		ns	
READ-WRITE cycle time	t^{RWC}	215		220		295		ns	
FAST PAGE MODE READ or WRITE cycle time	t^{PC}	45		55		70		ns	
FAST PAGE MODE READ-WRITE cycle time	t^{PRWC}	100		115		140		ns	
Access time from $\overline{\text{RAS}}$	t^{RAC}		80		100		120	ns	14
Access time from $\overline{\text{CAS}}$	t^{CAC}		20		25		30	ns	15
Output Enable	t^{OE}		20		25		30	ns	
Access time from column address	t^{AA}		40		50		60	ns	
Access time from $\overline{\text{CAS}}$ precharge	t^{CPA}		45		55		65	ns	
$\overline{\text{RAS}}$ pulse width	t^{RAS}	80	10,000	100	10,000	120	10,000	ns	
$\overline{\text{RAS}}$ pulse width (PAGE MODE)	t^{RASP}	80	100,000	100	100,000	120	100,000	ns	
$\overline{\text{RAS}}$ hold time	t^{RSH}	25		25		35		ns	
$\overline{\text{RAS}}$ precharge time	t^{RP}	70		80		90		ns	
$\overline{\text{CAS}}$ pulse width	t^{CAS}	20	10,000	25	10,000	35	10,000	ns	
$\overline{\text{CAS}}$ hold time	t^{CSH}	80		100		120		ns	
$\overline{\text{CAS}}$ precharge time	t^{CPN}	15		15		20		ns	16
$\overline{\text{CAS}}$ precharge time (PAGE MODE)	t^{CP}	10		10		15		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t^{RCD}	20	60	25	75	25	90	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t^{CRP}	5		5		10		ns	
Row address set-up time	t^{ASR}	0		0		0		ns	
Row address hold time	t^{RAH}	12		15		15		ns	
$\overline{\text{RAS}}$ to column address delay time	t^{RAD}	17	40	20	50	20	60	ns	18
Column address set-up time	t^{ASC}	0		0		0		ns	
Column address hold time	t^{CAH}	15		20		25		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$)	t^{AR}	60		70		85		ns	
Column address to $\overline{\text{RAS}}$ lead time	t^{RAL}	40		50		60		ns	
Read command set-up time	t^{RCS}	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	t^{RCH}	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	t^{RRH}	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in low-Z	t^{CLZ}	0		0		0		ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Output buffer turn-off delay	t_{OFF}	0	20	0	20	0	35	ns	20
Output Disable	t_{OD}		20		20		35	ns	
WE command set-up time	t_{WCS}	0		0		0		ns	21
Write command hold time	t_{WCH}	15		20		25		ns	
Write command hold time (referenced to $\overline{\text{RAS}}$)	t_{WCR}	60		75		85		ns	
Write command pulse width	t_{WP}	15		20		25		ns	
Write command to $\overline{\text{RAS}}$ lead time	t_{RWL}	25		25		30		ns	
Write command to $\overline{\text{CAS}}$ lead time	t_{CWL}	25		25		30		ns	
Data-in set-up time	t_{DS}	0		0		0		ns	22
Data-in hold time	t_{DH}	20		20		25		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$)	t_{DHR}	60		75		90		ns	
$\overline{\text{RAS}}$ to WE delay time	t_{RWD}	110		130		160		ns	21
Column address to WE delay time	t_{AWD}	70		80		100		ns	21
$\overline{\text{CAS}}$ to WE delay time	t_{CWD}	55		65		75		ns	21
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	t_{REF}		8		8		8	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge time	t_{RPC}	0		0		0		ns	
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ refresh)	t_{CSR}	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ refresh)	t_{CHR}	30		30		30		ns	5


NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by any 8 \overline{RAS} cycles before proper device operation is assured. The 8 \overline{RAS} cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and $100pF$.
14. Assumes that $t_{RCD} < t_{RCD}(\max)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD}(\max)$ limit ensures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD}(\max)$ limit ensures that $t_{RCD}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF}(\max)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD}(\min)$, $t_{AWD} \geq t_{AWD}(\min)$ and $t_{CWD} \geq t_{CWD}(\min)$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
22. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and \overline{WE} leading edge in late WRITE or READ-WRITE cycles.
23. During a READ cycle, if \overline{OE} is LOW then taken HIGH before \overline{CAS} goes HIGH, Q goes open. If \overline{OE} is tied permanently LOW a READ-WRITE or READ-MODIFY-WRITE operation is not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = \text{LOW}$ and $\overline{OE} = \text{HIGH}$.
25. All other inputs at $V_{CC} - 0.2V$.

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED


RAS ONLY REFRESH CYCLE
 (ADDR = A₀ - A₈; WE = DON'T CARE.)



CAS-BEFORE-RAS REFRESH CYCLE
 (A₀ - A₈, WE and OE = DON'T CARE)



HIDDEN REFRESH CYCLE
 (WE = HIGH, OE=LOW)²⁴



DRAM MODULE

256K x 8 DRAM

FEATURES

- Industry standard pin-out in a 30-pin single-in-line memory module
- Single 5V±10% power supply
- All inputs, outputs and clocks are fully TTL compatible
- Low power, 120mW standby; 1200mW active, typical
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- 256 cycle refresh distributed across 4ms
- Optional Page Mode access cycle

OPTIONS


- Timing
 - 80ns access - 8
 - 100ns access -10
 - 120ns access -12
 - 150ns access -15

MARKING

- Packages:

Leadless 30-pin SIMM	M
Leaded 30-pin SIP	MN

PIN ASSIGNMENT (Top View)



DRAM MODULE


GENERAL DESCRIPTION

The MT8259 is a randomly accessed solid-state memory containing 262,144 words organized in a x8 configuration. The 18 address bits are entered 9 bits at a time using $\overline{\text{RAS}}$ to latch the first 9 bits and $\overline{\text{CAS}}$ the latter 9 bits. If the $\overline{\text{WE}}$ pin goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin remains open until the next $\overline{\text{CAS}}$ cycle.

By holding $\overline{\text{RAS}}$ LOW, $\overline{\text{CAS}}$ may be toggled to execute several faster READ or WRITE cycles within the $\overline{\text{RAS}}$ address defined page boundary. Returning $\overline{\text{RAS}}$ HIGH ter-

minates the memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing a $\overline{\text{RAS}}$ (refresh) cycle so that all 256 combinations of $\overline{\text{RAS}}$ addresses are executed at least every 4ms (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity.

FUNCTIONAL BLOCK DIAGRAM



U1 - U8 = MT1259EJ

TRUTH TABLE

Function	RAS	CAS	WE	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
PAGE-MODE READ	L	H→L→H, H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H, H→L→H	L	ROW	COL	Valid Data In, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss-1.0V to +7.0V
 Operating Temperature, T_A(Ambient)0°C to +70°C
 Storage Temperature-55°C to +150°C
 Power Dissipation8 Watt
 Short Circuit Output Current50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE Input leakage current, any input (0V ≤ V _{IH} ≤ V _{CC}), all other pins not under test = 0 volts	I _I	-80	80	μA	
OUTPUT LEAKAGE Output leakage current (Q is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{OZ}	-80	80	μA	
OUTPUT LEVELS Output High (Logic 1) voltage (I _{OUT} = -5mA) Output Low (Logic 0) voltage (I _{OUT} = 5mA)	V _{OH} V _{OL}	2.4	0.4	V V	1

PARAMETER/CONDITION	SYMBOL	MAX				UNITS	NOTES
		-8	-10	-12	-15		
STANDBY CURRENT: TTL input levels ($\overline{RAS} = \overline{CAS} = V_{IH}$ after 8 \overline{RAS} cycles)	I _{CC1}	40	40	40	40	mA	
OPERATING CURRENT (\overline{RAS} and \overline{CAS} = Cycling: t _{RC} = t _{RC(MIN)})	I _{CC2}	520	440	440	360	mA	2
OPERATING CURRENT: PAGE MODE ($\overline{RAS} = V_{IL}$, \overline{CAS} = Cycling: t _{PC} = t _{PC(MIN)})	I _{CC3}	520	440	440	360	mA	2
REFRESH CURRENT: \overline{RAS} ONLY (\overline{RAS} = Cycling: $\overline{CAS} = V_{IH}$: t _{RC} = t _{RC(MIN)})	I _{CC4}	440	320	320	280	mA	2
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} (\overline{RAS} and \overline{CAS} = cycling, t _{RC} = t _{RC(MIN)})	I _{CC5}	520	440	440	360	mA	2,19

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A ₀ -A ₈	C _{I1}		40	pF	18
Input Capacitance: \overline{RAS} , \overline{CAS} , \overline{WE}	C _{I2}		64	pF	18
Input/Output Capacitance: DQ	C _{I0}		12	pF	18

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 10, 11, 17, 18) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)


DRAM MODULE

A.C. CHARACTERISTICS		-8		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t_{RC}	150		190		220		260		ns	6, 7
READ-MODIFY-WRITE cycle time	t_{RWC}	180		220		255		295		ns	
PAGE-MODE cycle time	t_{PC}	75		90		100		120		ns	6, 7
Access time from RAS	t_{RAC}		80		100		120		150	ns	7, 8
Access time from CAS	t_{CAC}		40		50		60		75	ns	7, 9
RAS pulse width	t_{RAS}	80	10,000	100	10,000	120	10,000	150	10,000	ns	
RAS hold time	t_{RSH}	40		50		60		75		ns	
RAS precharge time	t_{RP}	60		80		90		100		ns	
CAS pulse width	t_{CAS}	40	10,000	50	10,000	60	10,000	75	10,000	ns	
CAS hold time	t_{CSH}	80		100		120		150		ns	
CAS precharge time	t_{CPN}	20		25		25		30		ns	19
CAS precharge time (PAGE-MODE)	t_{CP}	25		30		30		35		ns	
RAS to CAS delay time	t_{RCD}	20	40	25	50	25	60	25	75	ns	13
CAS to RAS set-up time	t_{CRP}	10		15		20		20		ns	
Row address set-up time	t_{ASR}	0		0		0		0		ns	
Row address hold time	t_{RAH}	15		15		15		15		ns	
Column address set-up time	t_{ASC}	0		0		0		0		ns	
Column address hold time	t_{CAH}	15		20		20		25		ns	
Column address hold time referenced to RAS	t_{AR}	50		70		80		100		ns	
READ command set-up time	t_{RCS}	0		0		0		0		ns	
READ command hold time referenced to CAS	t_{RCH}	0		0		0		0		ns	14
READ command hold time referenced to RAS	t_{RRH}	0		0		0		0		ns	
Output buffer turn-off delay	t_{OFF}	0	25	0	30	0	30	0	35	ns	12
WE command set-up time	t_{WCS}	0		0		0		0		ns	16
WRITE command hold time	t_{WCH}	15		35		40		45		ns	
WRITE command hold time referenced to RAS	t_{WCR}	35		85		100		120		ns	
WRITE command pulse width	t_{WP}	15		35		40		45		ns	
WRITE command to RAS lead time	t_{RWL}	35		35		40		45		ns	
WRITE command to CAS lead time	t_{CWL}	35		35		40		45		ns	
Data-in set-up time	t_{DS}	0		0		0		0		ns	15
Data-in hold time	t_{DH}	15		35		40		45		ns	15
Data-in hold time referenced to RAS	t_{DHR}	35		85		100		120		ns	
CAS to WE delay	t_{CWD}	30		40		50		60		ns	16
RAS to WE delay	t_{RWD}	70		90		110		135		ns	16
Transition time (rise or fall)	t_T	3	100	3	100	3	100	3	100	ns	5, 17
Refresh Period (256 cycles)	t_{REF}		4		4		4		4	ms	21
CAS hold time (CAS-before-RAS refresh)	t_{CHR}	15		20		25		30		ns	20
CAS set-up time (CAS-BEFORE-RAS) refresh	t_{CSR}	10		15		20		20		ns	20
RAS to CAS precharge time	t_{RPC}	0		0		0		0		ns	20


NOTES



1. All voltages referenced to V_{SS} .
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of $100\mu s$ is required after power-up followed by any 8 \overline{RAS} cycles before proper device operation is assured. The 8 \overline{RAS} cycle wake-up should be repeated any time the 4ms refresh requirement is exceeded.
4. AC characteristics assume $t_T = 5ns$.
5. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ C \leq T_A \leq 70^\circ C$) is assured.
7. Measured with a load equivalent to 2 TTL gates and 100pF.
8. Assumes that $t_{RCD} < t_{RCD}(\max)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
10. If $\overline{CAS} = V_{IH}$, data output is high impedance.
11. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
12. $t_{OFF}(\max)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
13. Operation within the $t_{RCD}(\max)$ limit ensures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
14. t_{RCH} is referenced to the first rising edge of \overline{RAS} or \overline{CAS} .
15. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and to the \overline{WE} leading edge in late WRITE or READ-MODIFY-WRITE cycles.
16. t_{WCS} , t_{CWD} and t_{RWD} are restrictive operating parameters in READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{CWD} \geq t_{CWD}(\min)$ and $t_{RWD} \geq t_{RWD}(\min)$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
17. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
18. Capacitance calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$. This parameter is sampled.
19. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CP} . Note 8 applies to determine valid data out.
20. On-chip refresh and address counters are enabled.
21. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = LOW$.

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED

PAGE-MODE EARLY-WRITE CYCLE




DRAM MODULE


RAS ONLY REFRESH CYCLE
 (ADDR = A₀ - A₇; A₈ and \overline{WE} = DON'T CARE.)



CAS-BEFORE-RAS REFRESH CYCLE
 (A₀ - A₈, \overline{WE} = DON'T CARE.)



HIDDEN REFRESH CYCLE
 (\overline{WE} = HIGH)²¹



 DON'T CARE
 UNDEFINED

DRAM MODULE

DRAM MODULE

256K x 9 DRAM LOW PROFILE

FEATURES

- Industry standard pin-out in a 30-pin single-in-line package (SIP)
- Low profile, double-side mount (0.45 in)
- Single 5V±10% power supply
- All inputs, outputs and clocks are fully TTL compatible.
- Low power, 135mW standby; 1350mW active, typical
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- 256 cycle refresh distributed across 4ms
- Optional Page Mode access cycle

OPTIONS

- Timing
 - 80ns access
 - 100ns access
 - 120ns access
 - 150ns access

MARKING


- 8
-10
-12
-15

Packages:

(low profile) Leaded 30-pin SIP DMN

PIN ASSIGNMENT (Top View)

30 PIN SIP
(ME)



DRAM MODULE


GENERAL DESCRIPTION

The MT9259 is a randomly accessed solid-state memory containing 262,144 words organized in a x9 configuration. The 18 address bits are entered 9 bits at a time using $\overline{\text{RAS}}$ to latch the first 9 bits and $\overline{\text{CAS}}$ the latter 9 bits. If the $\overline{\text{WE}}$ pin goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin remains open until the next $\overline{\text{CAS}}$ cycle.

By holding $\overline{\text{RAS}}$ LOW, $\overline{\text{CAS}}$ may be toggled to execute several faster READ or WRITE cycles within the $\overline{\text{RAS}}$ address defined page boundary. Returning $\overline{\text{RAS}}$ HIGH ter-

minates the memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing a $\overline{\text{RAS}}$ (refresh) cycle so that all 256 combinations of $\overline{\text{RAS}}$ addresses are executed at least every 4ms (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity.

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

Function	RAS	CAS	WE	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
PAGE-MODE READ	L	H→L→H, H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H, H→L→H	L	ROW	COL	Valid Data In, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Operating Temperature, TA(Ambient) 0°C to +70°C
 Storage Temperature -55°C to +150°C
 Power Dissipation 9 Watt
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ TA ≤ 70°C; Vcc = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	VIH	2.4	Vcc+1	V	1
Input Low (Logic 0) Voltage, All Inputs	VIL	-1.0	0.8	V	1
INPUT LEAKAGE Input leakage current, any input (0V ≤ VIN ≤ Vcc), all other pins not under test = 0 volts	II	-90	90	µA	
OUTPUT LEAKAGE Output leakage current (Q is disabled, 0V ≤ Vout ≤ Vcc)	IOZ	-90	90	µA	
OUTPUT LEVELS Output High (Logic 1) voltage (Iout = -5mA) Output Low (Logic 0) voltage (Iout = 5mA)	VOH VOL	2.4	0.4	V V	1

PARAMETER/CONDITION	SYMBOL	MAX				UNITS	NOTES
		-8	-10	-12	-15		
STANDBY CURRENT: TTL input levels (RAS = CAS = VIH after 8 RAS cycles)	Icc1	45	45	45	45	mA	
OPERATING CURRENT (RAS and CAS = Cycling; trc = trc(MIN))	Icc2	585	495	495	405	mA	2
OPERATING CURRENT: PAGE MODE (RAS = VIL, CAS = Cycling; tpc = tpc(MIN))	Icc3	585	495	495	405	mA	2
REFRESH CURRENT: RAS ONLY (RAS = Cycling; CAS = VIH; trc = trc(MIN))	Icc4	495	360	360	315	mA	2
REFRESH CURRENT: CAS-BEFORE-RAS (RAS and CAS = cycling; trc = trc(MIN))	Icc5	585	495	495	405	mA	2,19

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A8	CI1		45	pF	18
Input Capacitance: RAS, CAS, WE	CI2		72	pF	18
Input/Output Capacitance: DQ	CI0		12	pF	18

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 10, 11, 17, 18) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)


DRAM MODULE

A.C. CHARACTERISTICS		-8		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t_{RC}	150		190		220		260		ns	6, 7
READ-MODIFY-WRITE cycle time	t_{RWC}	180		220		255		295		ns	
PAGE-MODE cycle time	t_{PC}	75		90		100		120		ns	6, 7
Access time from $\overline{\text{RAS}}$	t_{RAC}		80		100		120		150	ns	7, 8
Access time from $\overline{\text{CAS}}$	t_{CAC}		40		50		60		75	ns	7, 9
$\overline{\text{RAS}}$ pulse width	t_{RAS}	80	10,000	100	10,000	120	10,000	150	10,000	ns	
$\overline{\text{RAS}}$ hold time	t_{RSH}	40		50		60		75		ns	
$\overline{\text{RAS}}$ precharge time	t_{RP}	60		80		90		100		ns	
$\overline{\text{CAS}}$ pulse width	t_{CAS}	40	10,000	50	10,000	60	10,000	75	10,000	ns	
$\overline{\text{CAS}}$ hold time	t_{CSH}	80		100		120		150		ns	
$\overline{\text{CAS}}$ precharge time	t_{CPN}	20		25		25		30		ns	19
$\overline{\text{CAS}}$ precharge time (PAGE-MODE)	t_{CP}	25		30		30		35		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t_{RCD}	20	40	25	50	25	60	25	75	ns	13
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ set-up time	t_{CRP}	10		15		20		20		ns	
Row address set-up time	t_{ASR}	0		0		0		0		ns	
Row address hold time	t_{RAH}	15		15		15		15		ns	
Column address set-up time	t_{ASC}	0		0		0		0		ns	
Column address hold time	t_{CAH}	15		20		20		25		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	t_{AR}	50		70		80		100		ns	
READ command set-up time	t_{RCS}	0		0		0		0		ns	
READ command hold time referenced to $\overline{\text{CAS}}$	t_{RCH}	0		0		0		0		ns	14
READ command hold time referenced to $\overline{\text{RAS}}$	t_{RRH}	0		0		0		0		ns	
Output buffer turn-off delay	t_{OFF}	0	25	0	30	0	30	0	35	ns	12
$\overline{\text{WE}}$ command set-up time	t_{WCS}	0		0		0		0		ns	16
WRITE command hold time	t_{WCH}	15		35		40		45		ns	
WRITE command hold time referenced to $\overline{\text{RAS}}$	t_{WCR}	35		85		100		120		ns	
WRITE command pulse width	t_{WP}	15		35		40		45		ns	
WRITE command to $\overline{\text{RAS}}$ lead time	t_{RWL}	35		35		40		45		ns	
WRITE command to $\overline{\text{CAS}}$ lead time	t_{CWL}	35		35		40		45		ns	
Data-in set-up time	t_{DS}	0		0		0		0		ns	15
Data-in hold time	t_{DH}	15		35		40		45		ns	15
Data-in hold time referenced to $\overline{\text{RAS}}$	t_{DHR}	35		85		100		120		ns	
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	t_{CWD}	30		40		50		60		ns	16
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	t_{RWD}	70		90		110		135		ns	16
Transition time (rise or fall)	t_T	3	100	3	100	3	100	3	100	ns	5, 17
Refresh Period (256 cycles)	t_{REF}		4		4		4		4	ms	21
$\overline{\text{CAS}}$ hold time (CAS-before-RAS refresh)	t_{CHR}	15		20		25		30		ns	20
$\overline{\text{CAS}}$ set-up time (CAS-BEFORE-RAS) refresh	t_{CSR}	10		15		20		20		ns	20
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t_{RPC}	0		0		0		0		ns	20


NOTES



1. All voltages referenced to V_{SS} .
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100 μ s is required after power-up followed by any 8 \overline{RAS} cycles before proper device operation is assured. The 8 \overline{RAS} cycle wake-up should be repeated any time the 4ms refresh requirement is exceeded.
4. AC characteristics assume $t_T = 5$ ns.
5. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$) is assured.
7. Measured with a load equivalent to 2 TTL gates and 100pF.
8. Assumes that $t_{RCD} < t_{RCD}(\text{max})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$.
10. If $\overline{CAS} = V_{IH}$, data output is high impedance.
11. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
12. $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
13. Operation within the $t_{RCD}(\text{max})$ limit ensures that $t_{RAC}(\text{max})$ can be met. $t_{RCD}(\text{max})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
14. t_{RCH} is referenced to the first rising edge of \overline{RAS} or \overline{CAS} .
15. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and to the \overline{WE} leading edge in late WRITE or READ-MODIFY-WRITE cycles.
16. t_{WCS} , t_{CWD} and t_{RWD} are restrictive operating parameters in READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{CWD} \geq t_{CWD}(\text{min})$ and $t_{RWD} \geq t_{RWD}(\text{min})$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
17. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
18. Capacitance calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3\text{V}$ and $V_{CC} = 5\text{V}$. This parameter is sampled.
19. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CP} . Note 8 applies to determine valid data out.
20. On-chip refresh and address counters are enabled.
21. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = \text{LOW}$.

READ CYCLE




EARLY-WRITE CYCLE






 DON'T CARE
 UNDEFINED

READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




PAGE-MODE READ CYCLE




 DON'T CARE
 UNDEFINED

PAGE-MODE EARLY-WRITE CYCLE




DRAM MODULE


RAS ONLY REFRESH CYCLE
 (ADDR = A₀ - A₇; A₈ and \overline{WE} = DON'T CARE.)



CAS-BEFORE-RAS REFRESH CYCLE
 (A₀ - A₈, \overline{WE} = DON'T CARE.)



HIDDEN REFRESH CYCLE
 (\overline{WE} = HIGH)²¹



 DON'T CARE
 UNDEFINED

DRAM MODULE

DRAM MODULE

256K x 9 DRAM

REFRESH: 512 CYCLE/8MS

FEATURES

- Industry standard pin-out in a 30-pin single-in-line memory module
- Single 5V±10% power supply
- All inputs, outputs and clocks are fully TTL compatible
- Low power, 135mW standby; 1350mW active, typical
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- Optional Page Mode access cycle
- 512 cycle refresh distributed across 8ms

OPTIONS

- Timing
 - 80ns access
 - 100ns access
 - 120ns access


MARKING

- Packages:
 - Leadless 30-pin SIMM
 - Leaded 30-pin SIP

- 8
-10
-12

M
MN

DRAM MODULE




GENERAL DESCRIPTION

The MT8C9259 is a randomly accessed solid-state memory containing 262,144 words organized in a x9 configuration. The 18 address bits are entered 9 bits at a time using $\overline{\text{RAS}}$ to latch the first 9 bits and $\overline{\text{CAS}}$ the latter 9 bits. If the $\overline{\text{WE}}$ pin goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin remains open until the next $\overline{\text{CAS}}$ cycle.

By holding $\overline{\text{RAS}}$ LOW, $\overline{\text{CAS}}$ may be toggled to execute several faster READ or WRITE cycles within the $\overline{\text{RAS}}$ address defined page boundary. Returning $\overline{\text{RAS}}$ HIGH ter-

minates the memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing a $\overline{\text{RAS}}$ (refresh) cycle so that all 512 combinations of $\overline{\text{RAS}}$ addresses are executed at least every 8ms (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity.

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

Function	RAS	CAS	WE	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
PAGE-MODE READ	L	H→L→H, H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H, H→L→H	L	ROW	COL	Valid Data In, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE-RAS REFRESH	H→L	L	H	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Operating Temperature, T_A(Ambient) 0°C to +70°C
 Storage Temperature -55°C to +150°C
 Power Dissipation 9 Watt
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C, Vcc = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE Input leakage current, any input (0V ≤ V _{IH} ≤ V _{CC}), all other pins not under test = 0 volts	I _I	-30	30	μA	
OUTPUT LEAKAGE Output leakage current (Q is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{OZ}	-30	30	μA	
OUTPUT LEVELS Output High (Logic 1) voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	1
Output Low (Logic 0) voltage (I _{OUT} = 5mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX				UNITS	NOTES
		-8	-10	-12	-15		
STANDBY CURRENT: TTL input levels ($\overline{RAS} = \overline{CAS} = V_{IH}$ after 8 \overline{RAS} cycles)	I _{CC1}	11	9	9	9	mA	
OPERATING CURRENT (\overline{RAS} and \overline{CAS} = Cycling: t _{RC} = t _{RC(MIN)})	I _{CC2}	205	175	155	125	mA	2
OPERATING CURRENT: PAGE MODE ($\overline{RAS} = V_{IL}$, \overline{CAS} = Cycling: t _{PC} = t _{PC(MIN)})	I _{CC3}	165	135	115	85	mA	2
REFRESH CURRENT: \overline{RAS} ONLY (\overline{RAS} = Cycling: $\overline{CAS} = V_{IH}$: t _{RC} = t _{RC(MIN)})	I _{CC4}	195	160	140	115	mA	2
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} (\overline{RAS} and \overline{CAS} = cycling, t _{RC} = t _{RC(MIN)})	I _{CC5}	205	175	155	125	mA	2,19

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A ₀ -A ₈	C _{I1}		15	pF	18
Input Capacitance: \overline{RAS} , \overline{CAS} , \overline{WE}	C _{I2}		27	pF	18
Input Capacitance: D	C _{I3}		7	pF	18
Input/Output Capacitance: DQ	C _{IO}		12	pF	18
Output Capacitance: DQ	C _O		7	pF	18

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 10, 11, 17, 18) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)


DRAM MODULE

A.C. CHARACTERISTICS		-8		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t_{RC}	150		190		220		260		ns	6, 7
READ-MODIFY-WRITE cycle time	t_{RWC}	180		220		255		295		ns	
PAGE-MODE cycle time	t_{PC}	75		90		100		120		ns	6, 7
Access time from $\overline{\text{RAS}}$	t_{RAC}		80		100		120		150	ns	7, 8
Access time from $\overline{\text{CAS}}$	t_{CAC}		40		50		60		75	ns	7, 9
$\overline{\text{RAS}}$ pulse width	t_{RAS}	80	10,000	100	10,000	120	10,000	150	10,000	ns	
$\overline{\text{RAS}}$ hold time	t_{RSH}	40		50		60		75		ns	
$\overline{\text{RAS}}$ precharge time	t_{RP}	60		80		90		100		ns	
$\overline{\text{CAS}}$ pulse width	t_{CAS}	40	10,000	50	10,000	60	10,000	75	10,000	ns	
$\overline{\text{CAS}}$ hold time	t_{CSH}	80		100		120		150		ns	
$\overline{\text{CAS}}$ precharge time	t_{CPN}	20		25		25		30		ns	19
$\overline{\text{CAS}}$ precharge time (PAGE-MODE)	t_{CP}	25		30		30		35		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t_{RCD}	20	40	25	50	25	60	25	75	ns	13
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ set-up time	t_{CRP}	10		15		20		20		ns	
Row address set-up time	t_{ASR}	0		0		0		0		ns	
Row address hold time	t_{RAH}	15		15		15		15		ns	
Column address set-up time	t_{ASC}	0		0		0		0		ns	
Column address hold time	t_{CAH}	15		20		20		25		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	t_{AR}	50		70		80		100		ns	
READ command set-up time	t_{RCS}	0		0		0		0		ns	
READ command hold time referenced to $\overline{\text{CAS}}$	t_{RCH}	0		0		0		0		ns	14
READ command hold time referenced to $\overline{\text{RAS}}$	t_{RRH}	0		0		0		0		ns	
Output buffer turn-off delay	t_{OFF}	0	25	0	30	0	30	0	35	ns	12
$\overline{\text{WE}}$ command set-up time	t_{WCS}	0		0		0		0		ns	16
WRITE command hold time	t_{WCH}	15		35		40		45		ns	
WRITE command hold time referenced to $\overline{\text{RAS}}$	t_{WCR}	35		85		100		120		ns	
WRITE command pulse width	t_{WP}	15		35		40		45		ns	
WRITE command to $\overline{\text{RAS}}$ lead time	t_{RWL}	35		35		40		45		ns	
WRITE command to $\overline{\text{CAS}}$ lead time	t_{CWL}	35		35		40		45		ns	
Data-in set-up time	t_{DS}	0		0		0		0		ns	15
Data-in hold time	t_{DH}	15		35		40		45		ns	15
Data-in hold time referenced to $\overline{\text{RAS}}$	t_{DHR}	35		85		100		120		ns	
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	t_{CWD}	30		40		50		60		ns	16
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	t_{RWD}	70		90		110		135		ns	16
Transition time (rise or fall)	t_T	3	100	3	100	3	100	3	100	ns	5, 17
Refresh Period (256 cycles)	t_{REF}		4		4		4		4	ms	21
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	t_{CHR}	15		20		25		30		ns	20
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$) refresh	t_{CSR}	10		15		20		20		ns	20
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t_{RPC}	0		0		0		0		ns	20


NOTES



1. All voltages referenced to Vss.
2. Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100 μ s is required after power-up followed by any 8 $\overline{\text{RAS}}$ cycles before proper device operation is assured. The 8 $\overline{\text{RAS}}$ cycle wake-up should be repeated any time the 4ms refresh requirement is exceeded.
4. AC characteristics assume $t_T = 5\text{ns}$.
5. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$) is assured.
7. Measured with a load equivalent to 2 TTL gates and 100pF.
8. Assumes that $t_{\text{RCD}} < t_{\text{RCD}}(\text{max})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$.
10. If $\overline{\text{CAS}} = V_{IH}$, data output is high impedance.
11. If $\overline{\text{CAS}} = V_{IL}$, data output may contain data from the last valid READ cycle.
12. $t_{\text{OFF}}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
13. Operation within the $t_{\text{RCD}}(\text{max})$ limit ensures that $t_{\text{RAC}}(\text{max})$ can be met. $t_{\text{RCD}}(\text{max})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
14. t_{RCH} is referenced to the first rising edge of $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$.
15. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early WRITE cycles and to the $\overline{\text{WE}}$ leading edge in late WRITE or READ-MODIFY-WRITE cycles.
16. t_{WCS} , t_{CWD} and t_{RWD} are restrictive operating parameters in READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$ and $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until $\overline{\text{CAS}}$ goes back to V_{IH}) is indeterminate.
17. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
18. Capacitance calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3\text{V}$ and $V_{CC} = 5\text{V}$. This parameter is sampled.
19. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for t_{CP} . Note 8 applies to determine valid data out.
20. On-chip refresh and address counters are enabled.
21. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{\text{WE}} = \text{LOW}$.

READ CYCLE




EARLY-WRITE CYCLE






 DON'T CARE
 UNDEFINED

READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




PAGE-MODE READ CYCLE




 DON'T CARE
 UNDEFINED

PAGE-MODE EARLY-WRITE CYCLE




DRAM MODULE


RAS ONLY REFRESH CYCLE
 (ADDR = A₀ - A₇; A₈ and \overline{WE} = DON'T CARE.)



CAS-BEFORE-RAS REFRESH CYCLE
 (A₀ - A₈, \overline{WE} = DON'T CARE.)



HIDDEN REFRESH CYCLE
 (\overline{WE} = HIGH)²¹



 DON'T CARE
 UNDEFINED

DRAM MODULE

256K x 9 DRAM

DRAM MODULE

FEATURES

- Industry standard pin-out in a 30-pin single-in-line memory module
- Single 5V±10% power supply
- All inputs, outputs and clocks are fully TTL compatible
- Low power, 135mW standby; 1350mW active, typical
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- 256 cycle refresh distributed across 4ms
- Optional Page Mode access cycle


OPTIONS

- Timing
 - 80ns access
 - 100ns access
 - 120ns access
 - 150ns access
- Packages:
 - Leadless 30-pin SIMM
 - Leaded 30-pin SIP

MARKING

- 8
-10
-12
-15
M
MN

PIN ASSIGNMENT (Top View)




GENERAL DESCRIPTION

The MT9259 is a randomly accessed solid-state memory containing 262,144 words organized in a x9 configuration. The 18 address bits are entered 9 bits at a time using $\overline{\text{RAS}}$ to latch the first 9 bits and $\overline{\text{CAS}}$ the latter 9 bits. If the $\overline{\text{WE}}$ pin goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin remains open until the next $\overline{\text{CAS}}$ cycle.

By holding $\overline{\text{RAS}}$ LOW, $\overline{\text{CAS}}$ may be toggled to execute several faster READ or WRITE cycles within the $\overline{\text{RAS}}$ address defined page boundary. Returning $\overline{\text{RAS}}$ HIGH ter-

minates the memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing a $\overline{\text{RAS}}$ (refresh) cycle so that all 256 combinations of $\overline{\text{RAS}}$ addresses are executed at least every 4ms (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity.

FUNCTIONAL BLOCK DIAGRAM



U1 - U9 = MT1259EJ

TRUTH TABLE

Function	RAS	CAS	WE	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
PAGE-MODE READ	L	H→L→H, H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H, H→L→H	L	ROW	COL	Valid Data In, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	X	X	High Impedance

DRAM MODULE

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{CC} supply relative to V_{SS}-1.0V to +7.0V
 Operating Temperature, T_A(Ambient)0°C to +70°C
 Storage Temperature-55°C to +150°C
 Power Dissipation9 Watt
 Short Circuit Output Current50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE Input leakage current, any input (0V ≤ V _{IN} ≤ V _{CC}), all other pins not under test = 0 volts	I _I	-90	90	μA	
OUTPUT LEAKAGE Output leakage current (Q is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{OZ}	-90	90	μA	
OUTPUT LEVELS Output High (Logic 1) voltage (I _{OUT} = -5mA) Output Low (Logic 0) voltage (I _{OUT} = 5mA)	V _{OH} V _{OL}	2.4	0.4	V V	1

PARAMETER/CONDITION	SYMBOL	MAX				UNITS	NOTES
		-8	-10	-12	-15		
STANDBY CURRENT: TTL input levels (R _{AS} = C _{AS} = V _{IH} after 8 R _{AS} cycles)	I _{CC1}	45	45	45	45	mA	
OPERATING CURRENT (R _{AS} and C _{AS} = Cycling: t _{RC} = t _{RC(MIN)})	I _{CC2}	585	495	495	405	mA	2
OPERATING CURRENT: PAGE MODE (R _{AS} = V _{IL} , C _{AS} = Cycling: t _{PC} = t _{PC(MIN)})	I _{CC3}	585	495	495	405	mA	2
REFRESH CURRENT: R _{AS} ONLY (R _{AS} = Cycling: C _{AS} = V _{IH} : t _{RC} = t _{RC(MIN)})	I _{CC4}	495	360	360	315	mA	2
REFRESH CURRENT: C _{AS} -BEFORE-R _{AS} (R _{AS} and C _{AS} = cycling, t _{RC} = t _{RC(MIN)})	I _{CC5}	585	495	495	405	mA	2,19

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A ₀ -A ₈	C _{I1}		45	pF	18
Input Capacitance: R _{AS} , C _{AS} , WE	C _{I2}		72	pF	18
Input Capacitance: D	C _{I3}		7	pF	18
Input/Output Capacitance: DQ	C _{I0}		12	pF	18
Output Capacitance: DQ	C _O		7	pF	18

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 10, 11, 17, 18) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ±10%)


DRAM MODULE

A.C. CHARACTERISTICS		-8		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	^t RC	150		190		220		260		ns	6, 7
READ-MODIFY-WRITE cycle time	^t RWC	180		220		255		295		ns	
PAGE-MODE cycle time	^t PC	75		90		100		120		ns	6, 7
Access time from RAS	^t RAC		80		100		120		150	ns	7, 8
Access time from CAS	^t CAC		40		50		60		75	ns	7, 9
RAS pulse width	^t RAS	80	10,000	100	10,000	120	10,000	150	10,000	ns	
RAS hold time	^t RSH	40		50		60		75		ns	
RAS precharge time	^t RP	60		80		90		100		ns	
CAS pulse width	^t CAS	40	10,000	50	10,000	60	10,000	75	10,000	ns	
CAS hold time	^t CSH	80		100		120		150		ns	
CAS precharge time	^t CPN	20		25		25		30		ns	19
CAS precharge time (PAGE-MODE)	^t CP	25		30		30		35		ns	
RAS to CAS delay time	^t RCD	20	40	25	50	25	60	25	75	ns	13
CAS to RAS set-up time	^t CRP	10		15		20		20		ns	
Row address set-up time	^t ASR	0		0		0		0		ns	
Row address hold time	^t RAH	15		15		15		15		ns	
Column address set-up time	^t ASC	0		0		0		0		ns	
Column address hold time	^t CAH	15		20		20		25		ns	
Column address hold time referenced to RAS	^t AR	50		70		80		100		ns	
READ command set-up time	^t RCS	0		0		0		0		ns	
READ command hold time referenced to CAS	^t RCH	0		0		0		0		ns	14
READ command hold time referenced to RAS	^t RRH	0		0		0		0		ns	
Output buffer turn-off delay	^t OFF	0	25	0	30	0	30	0	35	ns	12
WE command set-up time	^t WCS	0		0		0		0		ns	16
WRITE command hold time	^t WCH	15		35		40		45		ns	
WRITE command hold time referenced to RAS	^t WCR	35		85		100		120		ns	
WRITE command pulse width	^t WP	15		35		40		45		ns	
WRITE command to RAS lead time	^t RWL	35		35		40		45		ns	
WRITE command to CAS lead time	^t CWL	35		35		40		45		ns	
Data-in set-up time	^t DS	0		0		0		0		ns	15
Data-in hold time	^t DH	15		35		40		45		ns	15
Data-in hold time referenced to RAS	^t DHR	35		85		100		120		ns	
CAS to WE delay	^t CWD	30		40		50		60		ns	16
RAS to WE delay	^t RWD	70		90		110		135		ns	16
Transition time (rise or fall)	^t T	3	100	3	100	3	100	3	100	ns	5, 17
Refresh Period (256 cycles)	^t REF		4		4		4		4	ms	21
CAS hold time (CAS-before-RAS refresh)	^t CHR	15		20		25		30		ns	20
CAS set-up time (CAS-BEFORE-RAS) refresh	^t CSR	10		15		20		20		ns	20
RAS to CAS precharge time	^t RPC	0		0		0		0		ns	20


NOTES



1. All voltages referenced to V_{SS} .
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100 μ s is required after power-up followed by any 8 \overline{RAS} cycles before proper device operation is assured. The 8 \overline{RAS} cycle wake-up should be repeated any time the 4ms refresh requirement is exceeded.
4. AC characteristics assume $t_T = 5$ ns.
5. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$) is assured.
7. Measured with a load equivalent to 2 TTL gates and 100pF.
8. Assumes that $t_{RCD} < t_{RCD}(\text{max})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$.
10. If $\overline{CAS} = V_{IH}$, data output is high impedance.
11. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
12. $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
13. Operation within the $t_{RCD}(\text{max})$ limit ensures that $t_{RAC}(\text{max})$ can be met. $t_{RCD}(\text{max})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
14. t_{RCH} is referenced to the first rising edge of \overline{RAS} or \overline{CAS} .
15. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and to the \overline{WE} leading edge in late WRITE or READ-MODIFY-WRITE cycles.
16. t_{WCS} , t_{CWD} and t_{RWD} are restrictive operating parameters in READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{CWD} \geq t_{CWD}(\text{min})$ and $t_{RWD} \geq t_{RWD}(\text{min})$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
17. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
18. Capacitance calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$. This parameter is sampled.
19. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CP} . Note 8 applies to determine valid data out.
20. On-chip refresh and address counters are enabled.
21. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = \text{LOW}$.

READ CYCLE




EARLY-WRITE CYCLE






 DON'T CARE
 UNDEFINED

READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




PAGE-MODE READ CYCLE




 DONT CARE
 UNDEFINED

PAGE-MODE EARLY-WRITE CYCLE




DRAM MODULE


RAS ONLY REFRESH CYCLE
(ADDR = A₀ - A₇; A₈ and \overline{WE} = DON'T CARE.)



CAS-BEFORE-RAS REFRESH CYCLE
(A₀ - A₈, \overline{WE} = DON'T CARE.)



HIDDEN REFRESH CYCLE
(\overline{WE} = HIGH)²¹



 DON'T CARE

 UNDEFINED

DRAM MODULE

DRAM MODULE

256K x 36 DRAM

FEATURES

- Industry standard pin-out in a 72-pin single-in-line package
- High performance CMOS silicon gate process.
- Single 5V±10% power supply
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- Low power, 100mW standby; 2000mW active, typical
- Refresh modes: \overline{RAS} ONLY, \overline{CAS} -BEFORE- \overline{RAS} , and HIDDEN
- 512 cycle refresh distributed across 8ms
- Optional Page Mode

OPTIONS

- Timing
- 80ns access
- 100ns access
- 120ns access

Lead dress

- Tin/Lead
- Gold (SIMM only)

Packages:

- Leadless 72-pin SIMM
- Leaded 72-pin ZIP


MARKING

- 8
- 10
- 12
- None
- G
- M
- ZN

GENERAL DESCRIPTION

The MT8C36256 is a randomly accessed solid-state memory containing 262,144 words organized in a x36 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 18 address bits which are entered 9 bits (A0-A8) at a time. \overline{RAS} is used to latch the first 9 bits and \overline{CAS} the latter 9 bits. A READ or WRITE cycle is selected with the \overline{WE} input. A logic high on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (high Z) until the next \overline{CAS} cycle. If \overline{WE} goes LOW after data reaches the output pin(s), Q is activated and retains the selected cell data as long as \overline{CAS} remains LOW (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse results in a READ-WRITE cycle.

Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle




DRAM MODULE

during the \overline{RAS} high time. Memory cell data is retained in its correct state by maintaining power and executing any \overline{RAS} cycle (READ, WRITE, \overline{RAS} ONLY, \overline{CAS} -BEFORE- \overline{RAS} , or HIDDEN refresh) so that all 512 combinations of \overline{RAS} addresses (A0-A8) are executed at least every 8ms, regardless of sequence.

PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A8) defined page boundary. The PAGE MODE cycle is always initiated with a row address strobed in by \overline{RAS} followed by a column address strobed in by \overline{CAS} . By holding \overline{RAS} LOW, \overline{CAS} may be toggled strobing in different column addresses executing faster memory cycles. Returning \overline{RAS} HIGH terminates the PAGE MODE operation.

FUNCTIONAL BLOCK DIAGRAM

DRAM MODULE



U1, U2, U4, U5, U7, U8, U10, U11 = MT4C4256DJ
 U3, U6, U9, U12 = MT1259EJ

TRUTH TABLE

Function	RAS	CAS	WE	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
PAGE-MODE READ	L	H→L→H, H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H, H→L→H	L	ROW	COL	Valid Data In, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	X	X	High Impedance

PRESENCE DETECT

SYMBOL	-8	-10	-12
PRD1	GND	GND	GND
PRD2	NC	NC	NC
PRD3	GND	GND	NC
PRD4	NC	GND	NC

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Operating Temperature, TA(Ambient) 0°C to +70°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 12 Watt
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V_{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V_{IH}	2.4	$V_{CC}+1$	V	1
Input Low (Logic 0) Voltage, All Inputs	V_{IL}	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT (any input ($0\text{V} \leq V_{IN} \leq V_{CC}$), all other pins not under test = 0 volts) (For each package input)	I_I	-120	120	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, $0\text{V} \leq V_{OUT} \leq V_{CC}$) (For each package input)	I_{OZ}	-120	120	μA	
OUTPUT LEVELS					
Output High voltage ($I_{OUT} = -5\text{mA}$)	V_{OH}	2.4		V	1
Output Low voltage ($I_{OUT} = 5\text{mA}$)	V_{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling: $t_{RC} = t_{RC}(\text{MIN})$)	I_{CC1}		720	mA	2
OPERATING CURRENT: PAGE MODE ($\overline{\text{RAS}}$ = V_{IL} , $\overline{\text{CAS}}$ = Cycling: $t_{PC} = t_{PC}(\text{MIN})$)	I_{CC2}		720	mA	2
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$ after 8 $\overline{\text{RAS}}$ cycles min.)	I_{CC3}		36	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{CC} - 0.2\text{V}$ after 8 $\overline{\text{RAS}}$ cycles min. All other inputs at $V_{CC} - 0.2\text{V}$ or $V_{SS} + 0.2\text{V}$)	I_{CC4}		14	mA	
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY ($\overline{\text{RAS}}$ = Cycling: $\overline{\text{CAS}} = V_{IH}$)	I_{CC5}		840	mA	2
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling)	I_{CC6}		840	mA	2

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A_0 - A_8	C_{I1}		60	pF	18
Input Capacitance: $\overline{\text{WE}}$	C_{I2}		84	pF	18
Input Capacitance: $\overline{\text{RAS0}}$, $\overline{\text{RAS2}}$	C_{I3}		42	pF	18
Input Capacitance: $\overline{\text{CAS0}}$, $\overline{\text{CAS1}}$, $\overline{\text{CAS2}}$, $\overline{\text{CAS3}}$	C_{I4}		21	pF	18
Input/Output Capacitance: DQ_0 - DQ_{35}	C_{IO}		17	pF	18

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 3, 4, 5, 10, 11, 17, 18) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t_{RC}	150		190		220		260		ns	6, 7
READ-MODIFY-WRITE cycle time	t_{RWC}	180		220		255		295		ns	
PAGE-MODE cycle time	t_{PC}	75		90		100		120		ns	6, 7
Access time from $\overline{\text{RAS}}$	t_{RAC}		80		100		120		150	ns	7, 8
Access time from $\overline{\text{CAS}}$	t_{CAC}		40		50		60		75	ns	7, 9
$\overline{\text{RAS}}$ pulse width	t_{RAS}	80	10,000	100	10,000	120	10,000	150	10,000	ns	
$\overline{\text{RAS}}$ hold time	t_{RSH}	40		50		60		75		ns	
$\overline{\text{RAS}}$ precharge time	t_{RP}	60		80		90		100		ns	
$\overline{\text{CAS}}$ pulse width	t_{CAS}	40	10,000	50	10,000	60	10,000	75	10,000	ns	
$\overline{\text{CAS}}$ hold time	t_{CSH}	80		100		120		150		ns	
$\overline{\text{CAS}}$ precharge time	t_{CPN}	20		25		25		30		ns	19
$\overline{\text{CAS}}$ precharge time (PAGE-MODE)	t_{CP}	25		30		30		35		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t_{RCD}	20	40	25	50	25	60	25	75	ns	13
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ set-up time	t_{CRP}	10		15		20		20		ns	
Row address set-up time	t_{ASR}	0		0		0		0		ns	
Row address hold time	t_{RAH}	15		15		15		15		ns	
Column address set-up time	t_{ASC}	0		0		0		0		ns	
Column address hold time	t_{CAH}	15		20		20		25		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	t_{AR}	50		70		80		100		ns	
READ command set-up time	t_{RCS}	0		0		0		0		ns	
READ command hold time referenced to $\overline{\text{CAS}}$	t_{RCH}	0		0		0		0		ns	14
READ command hold time referenced to $\overline{\text{RAS}}$	t_{RRH}	0		0		0		0		ns	
Output buffer turn-off delay	t_{OFF}	0	25	0	30	0	30	0	35	ns	12
$\overline{\text{WE}}$ command set-up time	t_{WCS}	0		0		0		0		ns	16
WRITE command hold time	t_{WCH}	15		35		40		45		ns	
WRITE command hold time referenced to $\overline{\text{RAS}}$	t_{WCR}	35		85		100		120		ns	
WRITE command pulse width	t_{WP}	15		35		40		45		ns	
WRITE command to $\overline{\text{RAS}}$ lead time	t_{RWL}	35		35		40		45		ns	
WRITE command to $\overline{\text{CAS}}$ lead time	t_{CWL}	35		35		40		45		ns	
Data-in set-up time	t_{DS}	0		0		0		0		ns	15
Data-in hold time	t_{DH}	15		35		40		45		ns	15
Data-in hold time referenced to $\overline{\text{RAS}}$	t_{DHR}	35		85		100		120		ns	
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	t_{CWD}	30		40		50		60		ns	16
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	t_{RWD}	70		90		110		135		ns	16
Transition time (rise or fall)	t_T	3	100	3	100	3	100	3	100	ns	5, 17
Refresh Period (256 cycles)	t_{REF}		4		4		4		4	ms	21
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	t_{CHR}	15		20		25		30		ns	20
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$) refresh	t_{CSR}	10		15		20		20		ns	20
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t_{RPC}	0		0		0		0		ns	20


NOTES

1. All voltages referenced to V_{SS} .
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100 μ s is required after power-up followed by any 8 \overline{RAS} cycles before proper device operation is assured. The 8 \overline{RAS} cycle wake-up should be repeated any time the 4ms refresh requirement is exceeded.
4. AC characteristics assume $t_T = 5$ ns.
5. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$) is assured.
7. Measured with a load equivalent to 2 TTL gates and 100pF.
8. Assumes that $t_{RCD} < t_{RCD}(\text{max})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$.
10. If $\overline{CAS} = V_{IH}$, data output is high impedance.
11. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
12. $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
13. Operation within the $t_{RCD}(\text{max})$ limit ensures that $t_{RAC}(\text{max})$ can be met. $t_{RCD}(\text{max})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
14. t_{RCH} is referenced to the first rising edge of \overline{RAS} or \overline{CAS} .
15. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and to the \overline{WE} leading edge in late WRITE or READ-MODIFY-WRITE cycles.
16. t_{WCS} , t_{CWD} and t_{RWD} are restrictive operating parameters in READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{CWD} \geq t_{CWD}(\text{min})$ and $t_{RWD} \geq t_{RWD}(\text{min})$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
17. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
18. Capacitance calculated from the equation $C = \frac{\Delta t}{\Delta V}$ with $\Delta V = 3\text{V}$ and $V_{CC} = 5\text{V}$. This parameter is sampled.
19. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CP} . Note 8 applies to determine valid data out.
20. On-chip refresh and address counters are enabled.
21. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = \text{LOW}$.

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED

READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




PAGE-MODE READ CYCLE




DRAM MODULE

PAGE-MODE EARLY-WRITE CYCLE




DRAM MODULE


RAS ONLY REFRESH CYCLE
(ADDR = A₀ - A₇; A₈ and WE = DON'T CARE.)





CAS-BEFORE-RAS REFRESH CYCLE
(A₀ - A₈ and WE = DON'T CARE.)



HIDDEN REFRESH CYCLE
(WE = HIGH)²¹



 DON'T CARE
 UNDEFINED

DRAM MODULE

512K x 36 DRAM

DRAM MODULE

FEATURES

- Industry standard pin-out in a 72-pin single-in-line package
- High performance CMOS silicon gate process.
- Single 5V±10% power supply
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- Low power, 100mW standby; 2000mW active, typical
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS, and HIDDEN
- 512 cycle refresh distributed across 8ms
- Optional Page Mode

OPTIONS

- Timing
80ns access
100ns access
120ns access

- Lead dress
Tin/Lead
Gold (SIMM only)

- Packages:
Leadless 72-pin SIMM
Leaded 72-pin ZIP

MARKING

- 8
- 10
- 12

None
G

DM
DZN


GENERAL DESCRIPTION

The MT8C36256 is a randomly accessed solid-state memory containing 524,288 words organized in a x36 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 18 address bits which are entered 9 bits (A0-A8) at a time. \overline{RAS} is used to latch the first 9 bits and \overline{CAS} the latter 9 bits. A READ or WRITE cycle is selected with the \overline{WE} input. A logic high on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (high Z) until the next \overline{CAS} cycle. If \overline{WE} goes LOW after data reaches the output pin(s), Q is activated and retains the selected cell data as long as \overline{CAS} remains LOW (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse results in a READ-WRITE cycle.


Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle

PIN ASSIGNMENT (Top View)

72 PIN SIMM (MO)



72 PIN ZIP (MQ)





PIN #	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL
1	Vss	19	NC	37	DQ17	55	DQ12
2	DQ0	20	DQ4	38	DQ35	56	DQ30
3	DQ18	21	DQ22	39	Vss	57	DQ13
4	DQ1	22	DQ5	40	$\overline{CAS0}$	58	DQ31
5	DQ19	23	DQ23	41	$\overline{CAS2}$	59	Vcc
6	DQ2	24	DQ6	42	$\overline{CAS3}$	60	DQ32
7	DQ20	25	DQ24	43	$\overline{CAS1}$	61	DQ14
8	DQ3	26	DQ7	44	$\overline{RAS0}$	62	DQ33
9	DQ21	27	DQ25	45	$\overline{RAS1}$	63	DQ15
10	Vcc	28	A7	46	NC	64	DQ34
11	NC	29	NC	47	\overline{WE}	65	DQ16
12	A0	30	Vcc	48	NC	66	NC
13	A1	31	A8	49	DQ9	67	PRD1
14	A2	32	NC	50	DQ27	68	PRD2
15	A3	33	$\overline{RAS3}$	51	DQ10	69	PRD3
16	A4	34	$\overline{RAS2}$	52	DQ28	70	PRD4
17	A5	35	DQ26	53	DQ11	71	NC
18	A6	36	DQ8	54	DQ29	72	Vss

during the \overline{RAS} high time. Memory cell data is retained in its correct state by maintaining power and executing any \overline{RAS} cycle (READ, WRITE, \overline{RAS} ONLY, \overline{CAS} -BEFORE- \overline{RAS} , or HIDDEN refresh) so that all 512 combinations of \overline{RAS} addresses (A0-A8) are executed at least every 8ms, regardless of sequence.

PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A8) defined page boundary. The PAGE MODE cycle is always initiated with a row address strobed in by \overline{RAS} followed by a column address strobed in by \overline{CAS} . By holding \overline{RAS} LOW, \overline{CAS} may be toggled strobing in different column addresses executing faster memory cycles. Returning \overline{RAS} HIGH terminates the PAGE MODE operation.

FUNCTIONAL BLOCK DIAGRAM

DRAM MODULE



U1, U2, U4, U5, U7, U8, U10, U11, U13, U14, U16, U17, U19, U20, U22, U23 = MT4C4256DJ
 U3, U6, U9, U12, U15, U18, U21, U24 = MT1259EJ

TRUTH TABLE

Function	R $\overline{\text{AS}}$	C $\overline{\text{AS}}$	WE	Addresses			NOTES
				tR	tC		
Standby	H	H	H	X	X	High Impedance	
READ	L	L	H	ROW	COL	Data Out	
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In	
PAGE-MODE READ	L	H \rightarrow L \rightarrow H, H \rightarrow L \rightarrow H	H	ROW	COL	Valid Data Out, Valid Data Out	
PAGE-MODE WRITE	L	H \rightarrow L \rightarrow H, H \rightarrow L \rightarrow H	L	ROW	COL	Valid Data In, Valid Data In	
R $\overline{\text{AS}}$ ONLY REFRESH	L	H	H	ROW	n/a	High Impedance	
HIDDEN REFRESH	L \rightarrow H \rightarrow L	L	H	ROW	COL	Valid Data Out	
C $\overline{\text{AS}}$ -BEFORE- R $\overline{\text{AS}}$ REFRESH	H \rightarrow L	L	H	X	X	High Impedance	

PRESENCE DETECT

SYMBOL	-8	-10	-12
PRD1	NC	NC	NC
PRD2	GND	GND	GND
PRD3	GND	GND	NC
PRD4	NC	GND	NC

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Operating Temperature, T_A(Ambient) 0°C to +70°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 12 Watt
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V_{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V_{IH}	2.4	$V_{CC}+1$	V	1
Input Low (Logic 0) Voltage, All Inputs	V_{IL}	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT (any input ($0\text{V} \leq V_{IN} \leq V_{CC}$), all other pins not under test = 0 volts) (For each package input)	I_I	-240	240	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, $0\text{V} \leq V_{OUT} \leq V_{CC}$) (For each package input)	I_{OZ}	-240	240	μA	
OUTPUT LEVELS Output High voltage ($I_{OUT} = -5\text{mA}$)	V_{OH}	2.4		V	1
Output Low voltage ($I_{OUT} = 5\text{mA}$)	V_{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT (RAS and CAS = Cycling: $t_{RC} = t_{RC}(\text{MIN})$)	I_{CC1}		1.2	A	2
OPERATING CURRENT: PAGE MODE (RAS = V_{IL} , CAS = Cycling: $t_{PC} = t_{PC}(\text{MIN})$)	I_{CC2}		1.2	A	2
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$ after 8 $\overline{\text{RAS}}$ cycles min.)	I_{CC3}		72	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{CC} - 0.2\text{V}$ after 8 $\overline{\text{RAS}}$ cycles min. All other inputs at $V_{CC} - 0.2\text{V}$ or $V_{SS} + 0.2\text{V}$)	I_{CC4}		28	mA	
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY ($\overline{\text{RAS}} = \text{Cycling}$; $\overline{\text{CAS}} = V_{IH}$)	I_{CC5}		1.6	A	2
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ ($\overline{\text{RAS}}$ and $\overline{\text{CAS}} = \text{Cycling}$)	I_{CC6}		1.6	A	2

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A ₀ -A ₈	C_{I1}		60	pF	18
Input Capacitance: WE	C_{I2}		84	pF	18
Input Capacitance: $\overline{\text{RAS}}_0, \overline{\text{RAS}}_2$	C_{I3}		42	pF	18
Input Capacitance: $\overline{\text{CAS}}_0, \overline{\text{CAS}}_1, \overline{\text{CAS}}_2, \overline{\text{CAS}}_3$	C_{I4}		21	pF	18
Input/Output Capacitance: DQ0 - DQ35	C_{IO}		17	pF	18

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 3, 4, 5, 10, 11, 17, 18) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t_{RC}	150		190		220		260		ns	6, 7
READ-MODIFY-WRITE cycle time	t_{RWC}	180		220		255		295		ns	
PAGE-MODE cycle time	t_{PC}	75		90		100		120		ns	6, 7
Access time from RAS	t_{RAC}		80		100		120		150	ns	7, 8
Access time from CAS	t_{CAC}		40		50		60		75	ns	7, 9
RAS pulse width	t_{RAS}	80	10,000	100	10,000	120	10,000	150	10,000	ns	
RAS hold time	t_{RSH}	40		50		60		75		ns	
RAS precharge time	t_{RP}	60		80		90		100		ns	
CAS pulse width	t_{CAS}	40	10,000	50	10,000	60	10,000	75	10,000	ns	
CAS hold time	t_{CSH}	80		100		120		150		ns	
CAS precharge time	t_{CPN}	20		25		25		30		ns	19
CAS precharge time (PAGE-MODE)	t_{CP}	25		30		30		35		ns	
RAS to CAS delay time	t_{RCD}	20	40	25	50	25	60	25	75	ns	13
CAS to RAS set-up time	t_{CRP}	10		15		20		20		ns	
Row address set-up time	t_{ASR}	0		0		0		0		ns	
Row address hold time	t_{RAH}	15		15		15		15		ns	
Column address set-up time	t_{ASC}	0		0		0		0		ns	
Column address hold time	t_{CAH}	15		20		20		25		ns	
Column address hold time referenced to RAS	t_{AR}	50		70		80		100		ns	
READ command set-up time	t_{RCS}	0		0		0		0		ns	
READ command hold time referenced to CAS	t_{RCH}	0		0		0		0		ns	14
READ command hold time referenced to RAS	t_{RRH}	0		0		0		0		ns	
Output buffer turn-off delay	t_{OFF}	0	25	0	30	0	30	0	35	ns	12
WE command set-up time	t_{WCS}	0		0		0		0		ns	16
WRITE command hold time	t_{WCH}	15		35		40		45		ns	
WRITE command hold time referenced to RAS	t_{WCR}	35		85		100		120		ns	
WRITE command pulse width	t_{WP}	15		35		40		45		ns	
WRITE command to RAS lead time	t_{RWL}	35		35		40		45		ns	
WRITE command to CAS lead time	t_{CWL}	35		35		40		45		ns	
Data-in set-up time	t_{DS}	0		0		0		0		ns	15
Data-in hold time	t_{DH}	15		35		40		45		ns	15
Data-in hold time referenced to RAS	t_{DHR}	35		85		100		120		ns	
CAS to WE delay	t_{CWD}	30		40		50		60		ns	16
RAS to WE delay	t_{RWD}	70		90		110		135		ns	16
Transition time (rise or fall)	t_T	3	100	3	100	3	100	3	100	ns	5, 17
Refresh Period (256 cycles)	t_{REF}		4		4		4		4	ms	21
CAS hold time (CAS-before-RAS refresh)	t_{CHR}	15		20		25		30		ns	20
CAS set-up time (CAS-BEFORE-RAS) refresh	t_{CSR}	10		15		20		20		ns	20
RAS to CAS precharge time	t_{RPC}	0		0		0		0		ns	20


NOTES

1. All voltages referenced to V_{SS} .
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of $100\mu s$ is required after power-up followed by any 8 \overline{RAS} cycles before proper device operation is assured. The 8 \overline{RAS} cycle wake-up should be repeated any time the 4ms refresh requirement is exceeded.
4. AC characteristics assume $t_T = 5ns$.
5. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ C \leq T_A \leq 70^\circ C$) is assured.
7. Measured with a load equivalent to 2 TTL gates and 100pF.
8. Assumes that $t_{RCD} < t_{RCD}(\max)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
10. If $\overline{CAS} = V_{IH}$, data output is high impedance.
11. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
12. $t_{OFF}(\max)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
13. Operation within the $t_{RCD}(\max)$ limit ensures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
14. t_{RCH} is referenced to the first rising edge of \overline{RAS} or \overline{CAS} .
15. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and to the \overline{WE} leading edge in late WRITE or READ-MODIFY-WRITE cycles.
16. t_{WCS} , t_{CWD} and t_{RWD} are restrictive operating parameters in READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{CWD} \geq t_{CWD}(\min)$ and $t_{RWD} \geq t_{RWD}(\min)$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
17. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
18. Capacitance calculated from the equation $C = \frac{\Delta I \Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$. This parameter is sampled.
19. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CP} . Note 8 applies to determine valid data out.
20. On-chip refresh and address counters are enabled.
21. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = \text{LOW}$.

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED


RAS ONLY REFRESH CYCLE
 (ADDR = A₀ - A₇; A₈ and \overline{WE} = DON'T CARE.)



CAS-BEFORE-RAS REFRESH CYCLE
 (A₀ - A₈ and \overline{WE} = DON'T CARE.)



HIDDEN REFRESH CYCLE
 (\overline{WE} = HIGH)²¹



 DON'T CARE
 UNDEFINED

DRAM MODULE

1MEG x 8 DRAM FAST PAGE MODE

FEATURES

- Industry standard pin-out in a 30-pin single-in-line package
- High performance CMOS silicon gate process
- Single 5V±10% power supply
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- Low power, 40mW standby; 1400mW active, typical
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- 512 cycle refresh distributed across 8ms
- Optional Fast Page Mode

OPTIONS

- Timing
- 80ns access
- 100ns access
- 120ns access


MARKING

- | | |
|-----|-----|
| - 8 | - 8 |
| -10 | -10 |
| -12 | -12 |
-
- | | |
|----------------------|----|
| • Packages: | |
| Leadless 30-pin SIMM | M |
| Leaded 30-pin SIP | MN |

GENERAL DESCRIPTION

The MT8C8024 is a randomly accessed solid-state memory containing 1,048,576 words organized in a x8 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits which are entered 10 bits (A0-A9) at a time. $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (high Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output pin(s), Q is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ-WRITE cycle.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in




DRAM MODULE

its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, or HIDDEN refresh) so that all 512 combinations of $\overline{\text{RAS}}$ addresses (A0-A8) are executed at least every 8ms, regardless of sequence.

PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The PAGE MODE cycle is always initiated with a row address strobed in by $\overline{\text{RAS}}$ followed by a column address strobed in by $\overline{\text{CAS}}$. By holding $\overline{\text{RAS}}$ LOW, $\overline{\text{CAS}}$ may be toggled strobing in different column addresses executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the PAGE MODE operation.

FUNCTIONAL BLOCK DIAGRAM



U1 - U8 = MT4C1024DJ

TRUTH TABLE

Function	RAS	CAS	WE	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
PAGE-MODE READ	L	H→L→H, H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H, H→L→H	L	ROW	COL	Valid Data In, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE-RAS REFRESH	H→L	L	H	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on V _{CC} supply relative to V _{SS}	-1.0V to +7.0V
Operating Temperature, T _A (Ambient)	0°C to +70°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	8 Watt
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT (any input (0V ≤ V _{IN} ≤ V _{CC}), all other pins not under test = 0 volts)	I _I	-80	80	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{OZ}	-80	80	μA	
OUTPUT LEVELS Output High voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	1
Output Low voltage (I _{OUT} = 5mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT (\overline{RAS} and \overline{CAS} = Cycling: t _{RC} = t _{RC(MIN)})	I _{CC1}		400	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE (\overline{RAS} = V _{IL} , \overline{CAS} = Cycling: t _{PC} = t _{PC(MIN)})	I _{CC2}		400	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current (\overline{RAS} = \overline{CAS} = V _{IH} after 8 \overline{RAS} cycles min.)	I _{CC3}		16	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current (\overline{RAS} = \overline{CAS} = V _{CC} - 0.2V after 8 \overline{RAS} cycles min. All other inputs at V _{CC} -0.2V or V _{SS} + 0.2V)	I _{CC4}		8	mA	
REFRESH CURRENT: \overline{RAS} ONLY (\overline{RAS} = Cycling: \overline{CAS} = V _{IH})	I _{CC5}		280	mA	3
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} (\overline{RAS} and \overline{CAS} = Cycling)	I _{CC6}		280	mA	3, 5

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A ₀ -A ₉	C _{I1}		40	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	C _{I2}		56	pF	2
Input/Output Capacitance: DQ	C _{I0}		12	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T_A ≤ +70°C, V_{CC} = 5.0V ± 10%)

A.C. CHARACTERISTICS	SYM	-8		-10		-12		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t ^{RC}	160		190		220		ns	
READ-WRITE cycle time	t ^{RWC}	185		220		255		ns	
FAST PAGE-MODE READ or WRITE cycle time	t ^{PC}	45		55		70		ns	
FAST PAGE-MODE READ-WRITE cycle time	t ^{PRWC}	70		85		105		ns	
Access time from $\overline{\text{RAS}}$	t ^{RAC}		80		100		120	ns	14
Access time from $\overline{\text{CAS}}$	t ^{CAC}		20		25		30	ns	15
Access time from column address	t ^{AA}		40		50		60	ns	
Access time from $\overline{\text{CAS}}$ precharge	t ^{CPA}		45		55		65	ns	
$\overline{\text{RAS}}$ pulse width	t ^{RAS}	80	10,000	100	10,000	120	10,000	ns	
$\overline{\text{RAS}}$ pulse width (PAGE MODE)	t ^{RASP}	80	100,000	100	100,000	120	100,000	ns	
$\overline{\text{RAS}}$ hold time	t ^{RSH}	25		25		30		ns	
$\overline{\text{RAS}}$ precharge time	t ^{RP}	70		80		90		ns	
$\overline{\text{CAS}}$ pulse width	t ^{CAS}	20	10,000	25	10,000	30	10,000	ns	
$\overline{\text{CAS}}$ hold time	t ^{CSH}	80		100		120		ns	
$\overline{\text{CAS}}$ precharge time	t ^{CPN}	15		15		20		ns	16
$\overline{\text{CAS}}$ precharge time (PAGE MODE)	t ^{CP}	10		10		15		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t ^{RCD}	20	60	25	75	25	90	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t ^{CRP}	5		5		10		ns	
Row address set-up time	t ^{ASR}	0		0		0		ns	
Row address hold time	t ^{RAH}	12		15		15		ns	
$\overline{\text{RAS}}$ to column address delay time	t ^{RAD}	17	40	20	50	20	60	ns	18
Column address set-up time	t ^{ASC}	0		0		0		ns	
Column address hold time	t ^{CAH}	15		20		25		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$)	t ^{AR}	60		70		85		ns	
Column address to $\overline{\text{RAS}}$ lead time	t ^{RAL}	40		50		60		ns	
Read command set-up time	t ^{RCS}	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	t ^{RCH}	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	t ^{RRH}	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in low-Z	t ^{CLZ}	0		0		0		ns	
Output buffer turn-off delay	t ^{OFF}	0	20	0	20	0	35	ns	20
$\overline{\text{WE}}$ command set-up time	t ^{WCS}	0		0		0		ns	21

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)


A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command hold time	t_{WCH}	15		20		25		ns	
Write command hold time (referenced to $\overline{\text{RAS}}$)	t_{WCR}	60		75		85		ns	
Write command pulse width	t_{WP}	15		20		25		ns	
Write command to $\overline{\text{RAS}}$ lead time	t_{RWL}	25		25		30		ns	
Write command to $\overline{\text{CAS}}$ lead time	t_{CWL}	20		25		30		ns	
Data-in set-up time	t_{DS}	0		0		0		ns	22
Data-in hold time	t_{DH}	20		20		25		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$)	t_{DHR}	60		75		90		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	t_{RWD}	80		100		120		ns	21
Column address to $\overline{\text{WE}}$ delay time	t_{AWD}	40		50		60		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	t_{CWD}	20		25		30		ns	21
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	t_{REF}		8		8		8	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge time	t_{RPC}	0		0		0		ns	
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS-BEFORE-RAS}}$ refresh)	t_{CSR}	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS-BEFORE-RAS}}$ refresh)	t_{CHR}	30		30		30		ns	5

DRAM MODULE


NOTES



1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by any 8 RAS cycles before proper device operation is assured. The 8 RAS cycle wake-up should be repeated any time the $8ms$ refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. $V_{IH\ min}$ and $V_{IL\ max}$ are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and $100pF$.
14. Assumes that $t_{RCD} < t_{RCD\ (max)}$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD\ (max)}$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD\ (max)}$ limit ensures that $t_{RAC\ (max)}$ can be met. $t_{RCD\ (max)}$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD\ (max)}$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD\ (max)}$ limit ensures that $t_{RCD\ (max)}$ can be met. $t_{RAD\ (max)}$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD\ (max)}$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF\ (max)}$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS\ (min)}$, the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD\ (min)}$, $t_{AWD} \geq t_{AWD\ (min)}$ and $t_{CWD} \geq t_{CWD\ (min)}$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
22. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and \overline{WE} leading edge in late WRITE or READ-WRITE cycles.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = LOW$.
24. All other inputs equal $V_{CC} - 0.2V$.

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED


RAS ONLY REFRESH CYCLE
 (ADDR = A₀ - A₈; A₉ and \overline{WE} = DON'T CARE.)



CAS-BEFORE-RAS REFRESH CYCLE
 (A₀ - A₉ and \overline{WE} = DON'T CARE)



HIDDEN REFRESH CYCLE
 (\overline{WE} = HIGH)²³



 DON'T CARE
 UNDEFINED

DRAM MODULE

1MEG x 8 DRAM LOW PROFILE

FEATURES

- Industry standard pin-out in a 30-pin single-in-line package
- High performance CMOS silicon gate process
- Single 5V±10% power supply
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- Low power, 40mW standby; 1400mW active, typical
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- 512 cycle refresh distributed across 8ms
- Optional Fast Page Mode

OPTIONS

- Timing
- 80ns access
- 100ns access
- 120ns access

MARKING

- 8
-10
-12

- Packages:


Leaded 30-pin SIP

DMN

GENERAL DESCRIPTION

The MT8C8024 is a randomly accessed solid-state memory containing 1,048,576 words organized in a x8 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits which are entered 10 bits (A0-A9) at a time. $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (high Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output pin(s), Q is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ-WRITE cycle.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in




DRAM MODULE

its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, or HIDDEN refresh) so that all 512 combinations of $\overline{\text{RAS}}$ addresses (A0-A8) are executed at least every 8ms, regardless of sequence.

PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The PAGE MODE cycle is always initiated with a row address strobed in by $\overline{\text{RAS}}$ followed by a column address strobed in by $\overline{\text{CAS}}$. By holding $\overline{\text{RAS}}$ LOW, $\overline{\text{CAS}}$ may be toggled strobing in different column addresses executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the PAGE MODE operation.

FUNCTIONAL BLOCK DIAGRAM



U1 - U8 = MT4C1024DJ

TRUTH TABLE

Function	RAS	CAS	WE	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
PAGE-MODE READ	L	H→L→H, H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H, H→L→H	L	ROW	COL	Valid Data In, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Operating Temperature, T_A(Ambient) 0°C to +70°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 8 Watt
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT (any input (0V ≤ V _{IN} ≤ V _{CC}), all other pins not under test = 0 volts)	I _I	-80	80	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{OZ}	-80	80	μA	
OUTPUT LEVELS Output High voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	1
Output Low voltage (I _{OUT} = 5mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT (\overline{RAS} and \overline{CAS} = Cycling: t _{RC} = t _{RC(MIN)})	I _{CC1}		400	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE (\overline{RAS} = V _{IL} , \overline{CAS} = Cycling: t _{PC} = t _{PC(MIN)})	I _{CC2}		400	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current (\overline{RAS} = \overline{CAS} = V _{IH} after 8 \overline{RAS} cycles min.)	I _{CC3}		16	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current (\overline{RAS} = \overline{CAS} = V _{CC} - 0.2V after 8 \overline{RAS} cycles min. All other inputs at V _{CC} -0.2V or V _{SS} + 0.2V)	I _{CC4}		8	mA	
REFRESH CURRENT: \overline{RAS} ONLY (\overline{RAS} = Cycling: \overline{CAS} = V _{IH})	I _{CC5}		280	mA	3
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} (\overline{RAS} and \overline{CAS} = Cycling)	I _{CC6}		280	mA	3, 5

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9	C _{I1}		40	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	C _{I2}		56	pF	2
Input/Output Capacitance: DQ	C _{I0}		12	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T_A ≤ +70°C, V_{CC} = 5.0V ± 10%)

A.C. CHARACTERISTICS		-8		-10		-12		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t ¹ RC	160		190		220		ns	
READ-WRITE cycle time	t ¹ RWC	185		220		255		ns	
FAST PAGE-MODE READ or WRITE cycle time	t ¹ PC	45		55		70		ns	
FAST PAGE-MODE READ-WRITE cycle time	t ¹ PRWC	70		85		105		ns	
Access time from $\overline{\text{RAS}}$	t ¹ RAC		80		100		120	ns	14
Access time from $\overline{\text{CAS}}$	t ¹ CAC		20		25		30	ns	15
Access time from column address	t ¹ AA		40		50		60	ns	
Access time from $\overline{\text{CAS}}$ precharge	t ¹ CPA		45		55		65	ns	
$\overline{\text{RAS}}$ pulse width	t ¹ RAS	80	10,000	100	10,000	120	10,000	ns	
$\overline{\text{RAS}}$ pulse width (PAGE MODE)	t ¹ RASP	80	100,000	100	100,000	120	100,000	ns	
$\overline{\text{RAS}}$ hold time	t ¹ RSH	25		25		30		ns	
$\overline{\text{RAS}}$ precharge time	t ¹ RP	70		80		90		ns	
$\overline{\text{CAS}}$ pulse width	t ¹ CAS	20	10,000	25	10,000	30	10,000	ns	
$\overline{\text{CAS}}$ hold time	t ¹ CSH	80		100		120		ns	
$\overline{\text{CAS}}$ precharge time	t ¹ CPN	15		15		20		ns	16
$\overline{\text{CAS}}$ precharge time (PAGE MODE)	t ¹ CP	10		10		15		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t ¹ RCD	20	60	25	75	25	90	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t ¹ CRP	5		5		10		ns	
Row address set-up time	t ¹ ASR	0		0		0		ns	
Row address hold time	t ¹ RAH	12		15		15		ns	
$\overline{\text{RAS}}$ to column address delay time	t ¹ RAD	17	40	20	50	20	60	ns	18
Column address set-up time	t ¹ ASC	0		0		0		ns	
Column address hold time	t ¹ CAH	15		20		25		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$)	t ¹ AR	60		70		85		ns	
Column address to $\overline{\text{RAS}}$ lead time	t ¹ RAL	40		50		60		ns	
Read command set-up time	t ¹ RCS	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	t ¹ RCH	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	t ¹ RRH	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in low-Z	t ¹ CLZ	0		0		0		ns	
Output buffer turn-off delay	t ¹ OFF	0	20	0	20	0	35	ns	20
$\overline{\text{WE}}$ command set-up time	t ¹ WCS	0		0		0		ns	21

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)


A.C. CHARACTERISTICS		-8		-10		-12		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Write command hold time	t^{WCH}	15		20		25		ns	
Write command hold time (referenced to RAS)	t^{WCR}	60		75		85		ns	
Write command pulse width	t^{WP}	15		20		25		ns	
Write command to RAS lead time	t^{RWL}	25		25		30		ns	
Write command to CAS lead time	t^{CWL}	20		25		30		ns	
Data-in set-up time	t^{DS}	0		0		0		ns	22
Data-in hold time	t^{DH}	20		20		25		ns	22
Data-in hold time (referenced to RAS)	t^{DHR}	60		75		90		ns	
RAS to WE delay time	t^{RWD}	80		100		120		ns	21
Column address to WE delay time	t^{AWD}	40		50		60		ns	21
CAS to WE delay time	t^{CWD}	20		25		30		ns	21
Transition time (rise or fall)	t^{T}	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	t^{REF}		8		8		8	ms	
RAS to CAS Precharge time	t^{RPC}	0		0		0		ns	
CAS set-up time (CAS-BEFORE-RAS refresh)	t^{CSR}	10		10		10		ns	5
CAS hold time (CAS-BEFORE-RAS refresh)	t^{CHR}	30		30		30		ns	5

DRAM MODULE


NOTES



1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by any 8 \overline{RAS} cycles before proper device operation is assured. The 8 \overline{RAS} cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and $100pF$.
14. Assumes that $t_{RCD} < t_{RCD}(\max)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD}(\max)$ limit ensures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD}(\max)$ limit ensures that $t_{RCD}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF}(\max)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD}(\min)$, $t_{AWD} \geq t_{AWD}(\min)$ and $t_{CWD} \geq t_{CWD}(\min)$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
22. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and \overline{WE} leading edge in late WRITE or READ-WRITE cycles.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = LOW$.
24. All other inputs equal $V_{CC} - 0.2V$.

READ CYCLE




EARLY-WRITE CYCLE






 DON'T CARE
 UNDEFINED

READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




PAGE-MODE READ CYCLE




 DON'T CARE
 UNDEFINED

DRAM MODULE


PAGE-MODE EARLY-WRITE CYCLE




PAGE-MODE READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




RAS ONLY REFRESH CYCLE
 (ADDR = A₀ - A₈; A₉ and \overline{WE} = DON'T CARE.)





CAS-BEFORE-RAS REFRESH CYCLE
 (A₀ - A₉ and \overline{WE} = DON'T CARE)



HIDDEN REFRESH CYCLE
 (\overline{WE} = HIGH)



 DON'T CARE
 UNDEFINED

DRAM MODULE

1MEG x 8 DRAM NIBBLE MODE

FEATURES

- Industry standard pin-out in a 30-pin single-in-line package
- High performance CMOS silicon gate process
- Single 5V±10% power supply
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- Low power, 45mW standby; 1575mW active, typical
- Refresh modes: \overline{RAS} ONLY, \overline{CAS} -BEFORE- \overline{RAS} , and HIDDEN
- 512 cycle refresh distributed across 8ms.
- Optional Nibble access mode.

OPTIONS

- Timing
 - 80ns access - 8
 - 100ns access -10
 - 120ns access -12

MARKING

- Packages:


Leaded 30-pin SIP	MN
Leadless 30-pin SIMM	M

GENERAL DESCRIPTION

The MT8C8025 is a randomly accessed solid-state memory containing 1,048,576 words organized in a x1 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits which are entered 10 bits (A0-A9) at a time. \overline{RAS} is used to latch the first 10 bits and \overline{CAS} the latter 10 bits. A READ or WRITE cycle is selected with the \overline{WE} input. A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (high Z) until the next \overline{CAS} cycle. If \overline{WE} goes LOW after data reaches the output pin(s), Q is activated and retains the selected cell data as long as \overline{CAS} remains LOW (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse results in a READ-WRITE cycle.


Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the \overline{RAS} high time. Memory cell data is retained in its correct state by maintaining power and executing any

DRAM MODULE




\overline{RAS} cycle (READ, WRITE, \overline{RAS} ONLY, \overline{CAS} -BEFORE- \overline{RAS} , or HIDDEN refresh) so that all 512 combinations of \overline{RAS} addresses (A0-A8) are executed at least every 8ms, regardless of sequence.

NIBBLE MODE operation allows faster sequential serial data operations (READ, WRITE or READ-MODIFY-WRITE) on up to 4 bits. The first of 4 bits is accessed in the usual manner with \overline{CAS} address A9 (nibble MSB) and \overline{RAS} address A9 (nibble LSB) selecting on of 4 bits within a nibble for initial access. By holding \overline{RAS} LOW, \overline{CAS} can be toggled incrementing the nibble address field in modulo 4 fashion with wrap around (see below).



FUNCTIONAL BLOCK DIAGRAM

DRAM MODULE



U1 - U8 = MT4C1025DJ

TRUTH TABLE

Function	RAS	CAS	WE	TF	Addresses		NOTES
					tR	tC	
Standby	H	H	H	GND/NC	X	X	High Impedance
READ	L	L	H	GND/NC	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	GND/NC	ROW	COL	Data In
NIBBLE MODE READ	L	H→L→H	H	GND/NC	ROW	COL	Valid Data Out, Valid Data Out
NIBBLE MODE WRITE	L	H→L→H	L	GND/NC	ROW	COL	Valid Data In, Valid Data In
RAS ONLY REFRESH	L	H	H	GND/NC	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	GND/NC	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	GND/NC	X	X	High Impedance
TEST FUNCTION	L	L	H	H	ROW	COL	Data Out, Test Function Mode

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss	-1.0V to +7.0V
Operating Temperature, T _A (Ambient)	0°C to +70°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	8 Watt
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT (any input (0V ≤ V _{IN} ≤ V _{CC}), all other pins not under test = 0 volts)	I _I	-80	80	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{OZ}	-80	80	μA	
OUTPUT LEVELS Output High voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	1
Output Low voltage (I _{OUT} = 5mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT (\overline{RAS} and \overline{CAS} = Cycling: t _{RC} = t _{RC(MIN)})	I _{CC1}		400	mA	3, 4
OPERATING CURRENT: NIBBLE MODE (\overline{RAS} = V _{IL} , \overline{CAS} = Cycling: t _{PC} = t _{PC(MIN)})	I _{CC2}		400	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current (\overline{RAS} = \overline{CAS} = V _{IH} after 8 \overline{RAS} cycles min.)	I _{CC3}		16	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current (\overline{RAS} = \overline{CAS} = V _{CC} - 0.2V after 8 \overline{RAS} cycles min. All other inputs at V _{CC} -0.2V or V _{SS} + 0.2V)	I _{CC4}		8	mA	
REFRESH CURRENT: \overline{RAS} ONLY (\overline{RAS} = Cycling: \overline{CAS} = V _{IH})	I _{CC5}		280	mA	3
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} (\overline{RAS} and \overline{CAS} = Cycling)	I _{CC6}		280	mA	3, 5

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A ₀ -A ₉	C _{I1}		40	pF	2
Input Capacitance: RAS, CAS, WE	C _{I2}		56	pF	2
Input/Output Capacitance: DQ	C _{I0}		12	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T_A ≤ +70°C; V_{CC} = 5.0V ± 10%)

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	^t RC	150		180		220		ns	
READ-MODIFY-WRITE cycle time	^t RWC	175		210		255		ns	
Access time from RAS	^t RAC		80		100		120	ns	14
Access time from CAS	^t CAC		20		25		30	ns	15
Access time from column address	^t AA		40		50		60	ns	
Access time from CAS precharge	^t CPA		45		55		65	ns	
RAS pulse width	^t RAS	80	10,000	100	10,000	120	10,000	ns	
RAS hold time	^t RSH	20		25		30		ns	
RAS precharge time	^t RP	60		80		90		ns	
CAS pulse width	^t CAS	20	10,000	25	10,000	30	10,000	ns	
CAS hold time	^t CSH	80		100		120		ns	
CAS precharge time	^t CPN	10		10		20		ns	16
RAS to CAS delay time	^t RCD	20	60	10	75	15	90	ns	17
CAS to RAS precharge time	^t CRP	5		10		15		ns	
Row address set-up time	^t ASR	0		0		0		ns	
Row address hold time	^t RAH	10		15		20		ns	
RAS to column address delay time	^t RAD	15	40	20	50	15	60	ns	18
Column address set-up time	^t ASC	0		0		0		ns	
Column address hold time	^t CAH	15		20		25		ns	
Column address hold time (referenced to RAS)	^t AR	60		75		110		ns	
Column address to RAS lead time	^t RAL	40		50		60		ns	
Read command set-up time	^t RCS	0		0		0		ns	
Read command hold time (referenced to CAS)	^t RCH	0		0		0		ns	19
Read command hold time (referenced to RAS)	^t RRH	0		0		0		ns	19
CAS to output in low-Z	^t CLZ	0		0		0		ns	
Output buffer turn-off delay	^t OFF	0	20	0	20	0	25	ns	20
WE command set-up time	^t WCS	0		0		0		ns	21
Write command hold time	^t WCH	15		20		25		ns	
Write command hold time (referenced to RAS)	^t WCR	60		75		80		ns	
Write command pulse width	^t WP	15		20		25		ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command to $\overline{\text{RAS}}$ lead time	t^{RWL}	20		25		30		ns	
Write command to $\overline{\text{CAS}}$ lead time	t^{CWL}	20		25		30		ns	
Data-in set-up time	t^{DS}	0		0		0		ns	22
Data-in hold time	t^{DH}	15		20		20		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$)	t^{DHR}	60		75		110		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	t^{RWD}	80		100		120		ns	21
Column address to $\overline{\text{WE}}$ delay time	t^{AWD}	40		50		60		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	t^{CWD}	20		25		35		ns	21
Transition time (rise or fall)	t^{T}	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	t^{REF}		8		8		8	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge time	t^{RPC}	0		0		0		ns	
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS-BEFORE-RAS}}$ refresh)	t^{CSR}	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS-BEFORE-RAS}}$ refresh)	t^{CHR}	30		30		30		ns	5
$\overline{\text{RAS}}$ pulse width (NIBBLE MODE)	t^{RASN}	80	100,000	100	100,000	120	100,000	ns	
$\overline{\text{CAS}}$ precharge time (NIBBLE MODE)	t^{NCP}	10		10		15		ns	
NIBBLE MODE cycle time	t^{NC}	40		45		55		ns	
NIBBLE MODE READ-MODIFY- WRITE cycle time	t^{NRWC}	65		75		85		ns	
NIBBLE MODE access time	t^{NCAC}		20		20		35	ns	15
NIBBLE MODE pulse width	t^{NCAS}	20		25		35		ns	
NIBBLE MODE $\overline{\text{CAS}}$ precharge time	t^{NCP}	10		10		10		ns	
NIBBLE MODE $\overline{\text{RAS}}$ hold time	t^{NRSH}	20		25		30		ns	
NIBBLE MODE $\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	t^{NCWD}	20		25		35		ns	
NIBBLE MODE $\overline{\text{WE}}$ command to $\overline{\text{RAS}}$ lead time	t^{NRWL}	20		25		30		ns	
NIBBLE MODE $\overline{\text{WE}}$ command to $\overline{\text{CAS}}$ lead time	t^{NCWL}	20		25		30		ns	


NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by any 8 \overline{RAS} cycles before proper device operation is assured. The 8 \overline{RAS} cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. $V_{IH\ min}$ and $V_{IL\ max}$ are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and 100pF.
14. Assumes that $t_{RCD} < t_{RCD\ (max)}$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD\ (max)}$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the t_{RAD} (max) limit ensures that t_{RCD} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS}$ (min), the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD}$ (min), $t_{AWD} \geq t_{AWD}$ (min) and $t_{CWD} \geq t_{CWD}$ (min), the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
22. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and \overline{WE} leading edge in late WRITE or READ-WRITE cycles.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = LOW$.

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED


NIBBLE MODE EARLY-WRITE CYCLE




**NIBBLE MODE READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)**




RAS ONLY REFRESH CYCLE
 (ADDR = A₀ - A₈; A₉ and \overline{WE} = DON'T CARE.)



CAS-BEFORE-RAS REFRESH CYCLE
 (A₀ - A₉ and \overline{WE} = DON'T CARE)



HIDDEN REFRESH CYCLE
 (\overline{WE} = HIGH)



 DON'T CARE
 UNDEFINED

DRAM MODULE

1MEG x 8 DRAM STATIC COLUMN

DRAM MODULE

FEATURES

- Industry standard pin-out in a 30-pin single-in-line package
- High performance CMOS silicon gate process.
- Single 5V±10% power supply
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- Low power, 45mW standby; 1575mW active, typical
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- 512 cycle refresh distributed across 8ms
- Optional Static Column access mode

OPTIONS

- Timing
80ns access
100ns access
120ns access


MARKING

- Packages:
Leaded 30-pin SIP MN
Leadless 30-pin SIMM M

GENERAL DESCRIPTION

The MT8C8026 is a randomly accessed solid-state memory containing 1,048,576 words organized in a x1 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 20 address bits which are entered 10 bits (A0-A9) at a time. $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (high Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output pin(s), Q is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ-WRITE cycle.


Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any



$\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, or HIDDEN refresh) so that all 512 combinations of $\overline{\text{RAS}}$ addresses (A0-A8) are executed at least every 8ms, regardless of sequence.

STATIC COLUMN operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The STATIC COLUMN cycle is always initiated with a row address strobed in by $\overline{\text{RAS}}$ followed by a column address strobed in by $\overline{\text{CAS}}$. By holding $\overline{\text{RAS}}$ LOW, the column address may be toggled strobing in different column addresses executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the STATIC COLUMN operation.

FUNCTIONAL BLOCK DIAGRAM



U1 - U8 = MT4C1026DJ

TRUTH TABLE

Function	RAS	CAS	WE	TF	Addresses		NOTES
					tR	tC	
Standby	H	H	H	GND/NC	X	X	High Impedance
READ	L	L	H	GND/NC	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	GND/NC	ROW	COL	Data In
STATIC COLUMN READ	L	L	H	GND/NC	ROW	COL COL	Valid Data Out, Valid Data Out
STATIC COLUMN WRITE	L	L	L	GND/NC	ROW	COL COL	Valid Data In, Valid Data Out
RAS ONLY REFRESH	L	H	H	GND/NC	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	GND/NC	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	GND/NC	X	X	High Impedance
TEST FUNCTION	L	L	H	H	ROW	COL	Data Out, Test Function Mode

DRAM MODULE

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{CC} supply relative to V_{SS} -1.0V to +7.0V
 Operating Temperature, T_A(Ambient) 0°C to +70°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 8 Watt
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT (any input (0V ≤ V _{IN} ≤ V _{CC}), all other pins not under test = 0 volts)	I _I	-80	80	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{OZ}	-80	80	μA	
OUTPUT LEVELS Output High voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	1
Output Low voltage (I _{OUT} = 5mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT (\overline{RAS} and \overline{CAS} = Cycling: t _{RC} = t _{RC} (MIN))	I _{CC1}		400	mA	3, 4
OPERATING CURRENT: STATIC COLUMN (\overline{RAS} = V _{IL} , \overline{CAS} = Cycling: t _{PC} = t _{PC} (MIN))	I _{CC2}		400	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current (\overline{RAS} = \overline{CAS} = V _{IH} after 8 \overline{RAS} cycles min.)	I _{CC3}		16	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current (\overline{RAS} = \overline{CAS} = V _{CC} - 0.2V after 8 \overline{RAS} cycles min. All other inputs at V _{CC} -0.2V or V _{SS} + 0.2V)	I _{CC4}		8	mA	
REFRESH CURRENT: \overline{RAS} ONLY (\overline{RAS} = Cycling: \overline{CAS} = V _{IH})	I _{CC5}		280	mA	3
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} (\overline{RAS} and \overline{CAS} = Cycling)	I _{CC6}		280	mA	3, 5

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9	C _{I1}		40	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, WE	C _{I2}		56	pF	2
Input/Output Capacitance: DQ	C _{I0}		12	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS	SYM	-8		-10		-12		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	$t^{\uparrow}\text{RC}$	150		180		220		ns	
READ-MODIFY-WRITE cycle time	$t^{\uparrow}\text{RWC}$	175		210		255		ns	
Access time from $\overline{\text{RAS}}$	$t^{\uparrow}\text{RAC}$		80		100		120	ns	14
Access time from $\overline{\text{CAS}}$	$t^{\uparrow}\text{CAC}$		20		25		30	ns	15
Access time from column address	$t^{\uparrow}\text{AA}$		40		50		60	ns	
$\overline{\text{RAS}}$ pulse width	$t^{\uparrow}\text{RAS}$	80	10,000	100	10,000	120	10,000	ns	
$\overline{\text{RAS}}$ hold time	$t^{\uparrow}\text{RSH}$	20		25		30		ns	
$\overline{\text{RAS}}$ precharge time	$t^{\uparrow}\text{RP}$	60		70		90		ns	
$\overline{\text{CAS}}$ pulse width	$t^{\uparrow}\text{CAS}$	20	10,000	25	10,000	30	10,000	ns	
$\overline{\text{CAS}}$ hold time	$t^{\uparrow}\text{CSH}$	80		100		120		ns	
$\overline{\text{CAS}}$ precharge time	$t^{\uparrow}\text{CPN}$	10		15		20		ns	16
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	$t^{\uparrow}\text{RCD}$	20	60	25	75	15	90	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	$t^{\uparrow}\text{CRP}$	5		5		10		ns	
Row address set-up time	$t^{\uparrow}\text{ASR}$	0		0		0		ns	
Row address hold time	$t^{\uparrow}\text{RAH}$	10		15		15		ns	
$\overline{\text{RAS}}$ to column address delay time	$t^{\uparrow}\text{RAD}$	15	40	20	50	20	60	ns	18
Column address set-up time	$t^{\uparrow}\text{ASC}$	0		0		0		ns	
Column address hold time	$t^{\uparrow}\text{CAH}$	15		20		20		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$)	$t^{\uparrow}\text{AR}$	90		115		115		ns	
Column address to $\overline{\text{RAS}}$ lead time	$t^{\uparrow}\text{RAL}$	40		50		60		ns	
Read command set-up time	$t^{\uparrow}\text{RCS}$	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	$t^{\uparrow}\text{RCH}$	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	$t^{\uparrow}\text{RRH}$	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in low-Z	$t^{\uparrow}\text{CLZ}$	0		0		0		ns	
Output buffer turn-off delay	$t^{\uparrow}\text{OFF}$	0	20	0	20	0	25	ns	20
WE command set-up time	$t^{\uparrow}\text{WCS}$	0		0		0		ns	21
Write command hold time	$t^{\uparrow}\text{WCH}$	15		20		25		ns	
Write command hold time (referenced to $\overline{\text{RAS}}$)	$t^{\uparrow}\text{WCR}$	60		75		80		ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command pulse width	t_{WP}	15		20		25		ns	
Write command to RAS lead time	t_{RWL}	20		25		30		ns	
Write command to CAS lead time	t_{CWL}	20		25		30		ns	
WE inactive time	t_{WI}	10		10		10		ns	
Data-in set-up time	t_{DS}	0		0		0		ns	22
Data-in hold time	t_{DH}	15		20		20		ns	22
Data-in hold time (referenced to RAS)	t_{DHR}	60		75		80		ns	
RAS to WE delay time	t_{RWD}	80		100		110		ns	21
Column address to WE delay time	t_{AWD}	40		50		60		ns	21
CAS to WE delay time	t_{CWD}	20		25		30		ns	21
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	t_{REF}		8		8		8	ms	
RAS to CAS Precharge time	t_{RPC}	0		0		0		ns	
CAS set-up time (CAS-BEFORE-RAS refresh)	t_{CSR}	10		10		10		ns	5
CAS hold time (CAS-BEFORE-RAS refresh)	t_{CHR}	30		30		30		ns	5
RAS pulse width (STATIC COLUMN)	t_{RASC}	80	100,000	100	100,000	120	100,000	ns	
CAS precharge time (STATIC COLUMN)	t_{CP}	10		10		15		ns	
STATIC COLUMN MODE cycle time	t_{SC}	45		55		65		ns	
STATIC COLUMN READ-MODIFY- WRITE cycle time	t_{SRMW}	80		100		160		ns	
Last Write to column address delay time	t_{LWAD}	20	35	25	45	30	55	ns	
Last Write to column address hold time	t_{AHLW}	75		95		115		ns	
Output data hold time from column address	t_{AOH}	5		5		5		ns	
Output data enable from Write	t_{OW}		20		25		25	ns	


NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by any 8 \overline{RAS} cycles before proper device operation is assured. The 8 \overline{RAS} cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. $V_{IH\ min}$ and $V_{IL\ max}$ are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and $100pF$.
14. Assumes that $t_{RCD} < t_{RCD\ (max)}$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD\ (max)}$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD\ (max)}$ limit ensures that $t_{RAC\ (max)}$ can be met. $t_{RCD\ (max)}$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD\ (max)}$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD\ (max)}$ limit ensures that $t_{RCD\ (max)}$ can be met. $t_{RAD\ (max)}$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD\ (max)}$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF\ (max)}$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS\ (min)}$, the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD\ (min)}$, $t_{AWD} \geq t_{AWD\ (min)}$ and $t_{CWD} \geq t_{CWD\ (min)}$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
22. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and \overline{WE} leading edge in late WRITE or READ-WRITE cycles.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = LOW$.

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED

DRAM MODULE


RAS ONLY REFRESH CYCLE
 (ADDR = A₀ - A₈; A₉ and WE = DON'T CARE.)



CAS-BEFORE-RAS REFRESH CYCLE
 (A₀ - A₉ and WE = DON'T CARE)



HIDDEN REFRESH CYCLE
 (WE = HIGH)²³



DON'T CARE
 UNDEFINED

DRAM MODULE

1MEG x 9 DRAM FAST PAGE MODE

FEATURES

- Industry standard pin-out in a 30-pin single-in-line package
- High performance CMOS silicon gate process
- Single 5V±10% power supply
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- Low power, 45mW standby; 1575mW active, typical
- Refresh modes: \overline{RAS} ONLY, \overline{CAS} -BEFORE- \overline{RAS} , and HIDDEN
- 512 cycle refresh distributed across 8ms
- Optional Fast Page Mode

OPTIONS

- Timing
 - 80ns access
 - 100ns access
 - 120ns access
- Packages:
 - Leadless 30-pin SIMM
 - Leadless 30-pin SIP

MARKING

- 8
-10
-12

M
MN


GENERAL DESCRIPTION

The MT8C9024 is a randomly accessed solid-state memory containing 1,048,576 words organized in a x8 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits which are entered 10 bits (A0-A9) at a time. \overline{RAS} is used to latch the first 10 bits and \overline{CAS} the latter 10 bits. A READ or WRITE cycle is selected with the \overline{WE} input. A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (high Z) until the next \overline{CAS} cycle. If \overline{WE} goes LOW after data reaches the output pin(s), \overline{Q} is activated and retains the selected cell data as long as \overline{CAS} remains LOW (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse results in a READ-WRITE cycle.

Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the \overline{RAS} high time. Memory cell data is retained in

DRAM
MODULE


PIN ASSIGNMENT (Top View)



its correct state by maintaining power and executing any \overline{RAS} cycle (READ, WRITE, \overline{RAS} ONLY, \overline{CAS} -BEFORE- \overline{RAS} , or HIDDEN refresh) so that all 512 combinations of \overline{RAS} addresses (A0-A8) are executed at least every 8ms, regardless of sequence.

PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The PAGE MODE cycle is always initiated with a row address strobed in by \overline{RAS} followed by a column address strobed in by \overline{CAS} . By holding \overline{RAS} LOW, \overline{CAS} may be toggled strobing in different column addresses executing faster memory cycles. Returning \overline{RAS} HIGH terminates the PAGE MODE operation.

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

Function	RAS	CAS	WE	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
PAGE-MODE READ	L	H→L→H, H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H, H→L→H	L	ROW	COL	Valid Data In, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{CC} supply relative to V_{SS} -1.0V to +7.0V
 Operating Temperature, T_A(Ambient) 0°C to +70°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 9 Watt
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT (any input (0V ≤ V _{IN} ≤ V _{CC}), all other pins not under test = 0 volts)	I _I	-90	90	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{OZ}	-90	90	μA	
OUTPUT LEVELS					
Output High voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	1
Output Low voltage (I _{OUT} = 5mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT (\overline{RAS} and \overline{CAS} = Cycling: t _{RC} = t _{RC(MIN)})	I _{CC1}		450	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE (\overline{RAS} = V _{IL} , \overline{CAS} = Cycling: t _{PC} = t _{PC(MIN)})	I _{CC2}		450	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current (\overline{RAS} = \overline{CAS} = V _{IH} after 8 \overline{RAS} cycles min.)	I _{CC3}		18	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current (\overline{RAS} = \overline{CAS} = V _{CC} - 0.2V after 8 \overline{RAS} cycles min. All other inputs at V _{CC} -0.2V or V _{SS} + 0.2V)	I _{CC4}		9	mA	
REFRESH CURRENT: \overline{RAS} ONLY (\overline{RAS} = Cycling: \overline{CAS} = V _{IH})	I _{CC5}		315	mA	3
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} (\overline{RAS} and \overline{CAS} = Cycling)	I _{CC6}		315	mA	3, 5

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A ₀ -A ₉	C _{I1}		45	pF	2
Input Capacitance: RAS, CAS, WE	C _{I2}		63	pF	2
Input Capacitance: D	C _{I3}		7	pF	2
Input/Output Capacitance: DQ	C _{IO}		12	pF	2
Output Capacitance: Q	C _O		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T_A ≤ +70°C, V_{CC} = 5.0V ± 10%)

A.C. CHARACTERISTICS PARAMETER	SYM	-8		-10		-12		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	160		190		220		ns	
READ-WRITE cycle time	^t RWC	185		220		255		ns	
FAST PAGE-MODE READ or WRITE cycle time	^t PC	45		55		70		ns	
FAST PAGE-MODE READ-WRITE cycle time	^t PRWC	70		85		105		ns	
Access time from RAS	^t RAC		80		100		120	ns	14
Access time from CAS	^t CAC		20		25		30	ns	15
Access time from column address	^t AA		40		50		60	ns	
Access time from CAS precharge	^t CPA		45		55		65	ns	
RAS pulse width	^t RAS	80	10,000	100	10,000	120	10,000	ns	
RAS pulse width (PAGE MODE)	^t RASP	80	100,000	100	100,000	120	100,000	ns	
RAS hold time	^t RSH	25		25		30		ns	
RAS precharge time	^t RP	70		80		90		ns	
CAS pulse width	^t CAS	20	10,000	25	10,000	30	10,000	ns	
CAS hold time	^t CSH	80		100		120		ns	
CAS precharge time	^t CPN	15		15		20		ns	16
CAS precharge time (PAGE MODE)	^t CP	10		10		15		ns	
RAS to CAS delay time	^t RCD	20	60	25	75	25	90	ns	17
CAS to RAS precharge time	^t CRP	5		5		10		ns	
Row address set-up time	^t ASR	0		0		0		ns	
Row address hold time	^t RAH	12		15		15		ns	
RAS to column address delay time	^t RAD	17	40	20	50	20	60	ns	18
Column address set-up time	^t ASC	0		0		0		ns	
Column address hold time	^t CAH	15		20		25		ns	
Column address hold time (referenced to RAS)	^t AR	60		70		85		ns	
Column address to RAS lead time	^t RAL	40		50		60		ns	
Read command set-up time	^t RCS	0		0		0		ns	
Read command hold time (referenced to CAS)	^t RCH	0		0		0		ns	19
Read command hold time (referenced to RAS)	^t RRH	0		0		0		ns	19

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
CAS to output in low-Z	t_{CLZ}	0		0		0		ns	
Output buffer turn-off delay	t_{OFF}	0	20	0	20	0	35	ns	20
WE command set-up time	t_{WCS}	0		0		0		ns	21
Write command hold time	t_{WCH}	15		20		25		ns	
Write command hold time (referenced to $\overline{\text{RAS}}$)	t_{WCR}	60		75		85		ns	
Write command pulse width	t_{WP}	15		20		25		ns	
Write command to $\overline{\text{RAS}}$ lead time	t_{RWL}	25		25		30		ns	
Write command to $\overline{\text{CAS}}$ lead time	t_{CWL}	20		25		30		ns	
Data-in set-up time	t_{DS}	0		0		0		ns	22
Data-in hold time	t_{DH}	20		20		25		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$)	t_{DHR}	60		75		90		ns	
RAS to WE delay time	t_{RWD}	80		100		120		ns	21
Column address to WE delay time	t_{AWD}	40		50		60		ns	21
CAS to WE delay time	t_{CWD}	20		25		30		ns	21
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	t_{REF}		8		8		8	ms	
RAS to CAS Precharge time	t_{RPC}	0		0		0		ns	
CAS set-up time (CAS-BEFORE-RAS refresh)	t_{CSR}	10		10		10		ns	5
CAS hold time (CAS-BEFORE-RAS refresh)	t_{CHR}	30		30		30		ns	5


NOTES

- All voltages referenced to V_{SS} .
- This parameter is sampled. Capacitance is calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$.
- I_{CC} is dependent on cycle rates.
- I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
- Enables on-chip refresh and address counters.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
- An initial pause of $100\mu s$ is required after power-up followed by any 8 \overline{RAS} cycles before proper device operation is assured. The 8 \overline{RAS} cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
- AC characteristics assume $t_T = 5ns$.
- V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
- In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- If $\overline{CAS} = V_{IH}$, data output is high impedance.
- If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
- Measured with a load equivalent to 2 TTL gates and 100pF.
- Assumes that $t_{RCD} < t_{RCD}(\max)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
- If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
- Operation within the $t_{RCD}(\max)$ limit ensures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
- Operation within the $t_{RAD}(\max)$ limit ensures that $t_{RCD}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled exclusively by t_{AA} .
- Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
- $t_{OFF}(\max)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
- t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early WRITE cycle and the data output will remain an open circuit through out the entire cycle. If $t_{RWD} \geq t_{RWD}(\min)$, $t_{AWD} \geq t_{AWD}(\min)$ and $t_{CWD} \geq t_{CWD}(\min)$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
- These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and \overline{WE} leading edge in late WRITE or READ-WRITE cycles.
- A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = \text{LOW}$.
- All other inputs equal $V_{CC} - 0.2V$.

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED


RAS ONLY REFRESH CYCLE
 (ADDR = A₀ - A₈; A₉ and WE = DON'T CARE.)



CAS-BEFORE-RAS REFRESH CYCLE
 (A₀ - A₉ and WE = DON'T CARE)



HIDDEN REFRESH CYCLE
 (WE = HIGH)²³



DRAM MODULE

1MEG x 9 DRAM LOW PROFILE

FEATURES

- Industry standard pin-out in a 30-pin single-in-line package
- High performance CMOS silicon gate process
- Single 5V±10% power supply
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- Low power, 45mW standby; 1575mW active, typical
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS, and HIDDEN
- 512 cycle refresh distributed across 8ms
- Optional Fast Page Mode

OPTIONS

- Timing
 - 80ns access
 - 100ns access
 - 120ns access

MARKING

- 8
- 10
- 12

Packages:

Leadless 30-pin SIP (low profile) DN


GENERAL DESCRIPTION

The MT8C9024 is a randomly accessed solid-state memory containing 1,048,576 words organized in a x8 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits which are entered 10 bits (A0-A9) at a time. RAS is used to latch the first 10 bits and CAS the latter 10 bits. A READ or WRITE cycle is selected with the WE input. A logic HIGH on WE dictates READ mode while a logic LOW on WE dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of WE or CAS, whichever occurs last. If WE goes LOW prior to CAS going LOW, the output pin(s) remain open (high Z) until the next CAS cycle. If WE goes LOW after data reaches the output pin(s), Q is activated and retains the selected cell data as long as CAS remains LOW (regardless of WE or RAS). This late WE pulse results in a READ-WRITE cycle.

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the RAS high time. Memory cell data is retained in

PIN ASSIGNMENT (Top View)

30 PIN SIP
(MI)




DRAM
MODULE

its correct state by maintaining power and executing any RAS cycle (READ, WRITE, RAS ONLY, CAS-BEFORE-RAS, or HIDDEN refresh) so that all 512 combinations of RAS addresses (A0-A8) are executed at least every 8ms, regardless of sequence.

PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The PAGE MODE cycle is always initiated with a row address strobed in by RAS followed by a column address strobed in by CAS. By holding RAS LOW, CAS may be toggled strobing in different column addresses executing faster memory cycles. Returning RAS HIGH terminates the PAGE MODE operation.

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

Function	RAS	CAS	WE	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
PAGE-MODE READ	L	H→L→H, H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H, H→L→H	L	ROW	COL	Valid Data In, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Operating Temperature, TA(Ambient) 0°C to +70°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 9 Watt
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT (any input (0V ≤ V _{IN} ≤ V _{CC}), all other pins not under test = 0 volts)	I _I	-90	90	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{OZ}	-90	90	μA	
OUTPUT LEVELS Output High voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	1
Output Low voltage (I _{OUT} = 5mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT (\overline{RAS} and \overline{CAS} = Cycling: t _{RC} = t _{RC(MIN)})	I _{CC1}		450	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE (\overline{RAS} = V _{IL} , \overline{CAS} = Cycling: t _{PC} = t _{PC(MIN)})	I _{CC2}		450	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current (\overline{RAS} = \overline{CAS} = V _{IH} after 8 \overline{RAS} cycles min.)	I _{CC3}		18	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current (\overline{RAS} = \overline{CAS} = V _{CC} - 0.2V after 8 \overline{RAS} cycles min. All other inputs at V _{CC} -0.2V or V _{SS} + 0.2V)	I _{CC4}		9	mA	
REFRESH CURRENT: \overline{RAS} ONLY (\overline{RAS} = Cycling: \overline{CAS} = V _{IH})	I _{CC5}		315	mA	3
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} (\overline{RAS} and \overline{CAS} = Cycling)	I _{CC6}		315	mA	3, 5

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A ₀ -A ₉	C _{I1}		45	pF	2
Input Capacitance: RAS, CAS, WE	C _{I2}		63	pF	2
Input Capacitance: D	C _{I3}		7	pF	2
Input/Output Capacitance: DQ	C _{I0}		12	pF	2
Output Capacitance: Q	C _O		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T_A ≤ +70°C, V_{CC} = 5.0V ± 10%)

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t ^{RC}	160		190		220		ns	
READ-WRITE cycle time	t ^{RWC}	185		220		255		ns	
FAST PAGE-MODE READ or WRITE cycle time	t ^{PC}	45		55		70		ns	
FAST PAGE-MODE READ-WRITE cycle time	t ^{PRWC}	70		85		105		ns	
Access time from RAS	t ^{RAC}		80		100		120	ns	14
Access time from CAS	t ^{CAC}		20		25		30	ns	15
Access time from column address	t ^{AA}		40		50		60	ns	
Access time from CAS precharge	t ^{CPA}		45		55		65	ns	
RAS pulse width	t ^{RAS}	80	10,000	100	10,000	120	10,000	ns	
RAS pulse width (PAGE MODE)	t ^{RASP}	80	100,000	100	100,000	120	100,000	ns	
RAS hold time	t ^{RSH}	25		25		30		ns	
RAS precharge time	t ^{RP}	70		80		90		ns	
CAS pulse width	t ^{CAS}	20	10,000	25	10,000	30	10,000	ns	
CAS hold time	t ^{CSH}	80		100		120		ns	
CAS precharge time	t ^{CPN}	15		15		20		ns	16
CAS precharge time (PAGE MODE)	t ^{CP}	10		10		15		ns	
RAS to CAS delay time	t ^{RCD}	20	60	25	75	25	90	ns	17
CAS to RAS precharge time	t ^{CRP}	5		5		10		ns	
Row address set-up time	t ^{ASR}	0		0		0		ns	
Row address hold time	t ^{RAH}	12		15		15		ns	
RAS to column address delay time	t ^{RAD}	17	40	20	50	20	60	ns	18
Column address set-up time	t ^{ASC}	0		0		0		ns	
Column address hold time	t ^{CAH}	15		20		25		ns	
Column address hold time (referenced to RAS)	t ^{AR}	60		70		85		ns	
Column address to RAS lead time	t ^{RAL}	40		50		60		ns	
Read command set-up time	t ^{RCS}	0		0		0		ns	
Read command hold time (referenced to CAS)	t ^{RCH}	0		0		0		ns	19
Read command hold time (referenced to RAS)	t ^{RRH}	0		0		0		ns	19

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
CAS to output in low-Z	t_{CLZ}	0		0		0		ns	
Output buffer turn-off delay	t_{OFF}	0	20	0	20	0	35	ns	20
WE command set-up time	t_{WCS}	0		0		0		ns	21
Write command hold time	t_{WCH}	15		20		25		ns	
Write command hold time (referenced to RAS)	t_{WCR}	60		75		85		ns	
Write command pulse width	t_{WP}	15		20		25		ns	
Write command to RAS lead time	t_{RWL}	25		25		30		ns	
Write command to CAS lead time	t_{CWL}	20		25		30		ns	
Data-in set-up time	t_{DS}	0		0		0		ns	22
Data-in hold time	t_{DH}	20		20		25		ns	22
Data-in hold time (referenced to RAS)	t_{DHR}	60		75		90		ns	
RAS to WE delay time	t_{RWD}	80		100		120		ns	21
Column address to WE delay time	t_{AWD}	40		50		60		ns	21
CAS to WE delay time	t_{CWD}	20		25		30		ns	21
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	t_{REF}		8		8		8	ms	
RAS to CAS Precharge time	t_{RPC}	0		0		0		ns	
CAS set-up time (CAS-BEFORE-RAS refresh)	t_{CSR}	10		10		10		ns	5
CAS hold time (CAS-BEFORE-RAS refresh)	t_{CHR}	30		30		30		ns	5


NOTES



1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by any 8 \overline{RAS} cycles before proper device operation is assured. The 8 \overline{RAS} cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. $V_{IH\ min}$ and $V_{IL\ max}$ are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and 100pF.
14. Assumes that $t_{RCD} < t_{RCD\ (max)}$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD\ (max)}$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD\ (max)}$ limit ensures that $t_{RAC\ (max)}$ can be met. $t_{RCD\ (max)}$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD\ (max)}$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD\ (max)}$ limit ensures that $t_{RCD\ (max)}$ can be met. $t_{RAD\ (max)}$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD\ (max)}$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF\ (max)}$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS\ (min)}$, the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD\ (min)}$, $t_{AWD} \geq t_{AWD\ (min)}$ and $t_{CWD} \geq t_{CWD\ (min)}$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
22. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and \overline{WE} leading edge in late WRITE or READ-WRITE cycles.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = LOW$.
24. All other inputs equal $V_{CC} - 0.2V$.

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED

READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




PAGE-MODE READ CYCLE




DON'T CARE
 UNDEFINED

DRAM MODULE

PAGE-MODE EARLY-WRITE CYCLE




PAGE-MODE READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




 DON'T CARE
 UNDEFINED


RAS ONLY REFRESH CYCLE
 (ADDR = A₀ - A₈; A₉ and \overline{WE} = DON'T CARE.)



CAS-BEFORE-RAS REFRESH CYCLE
 (A₀ - A₉ and \overline{WE} = DON'T CARE)



HIDDEN REFRESH CYCLE
 (\overline{WE} = HIGH)²³



 DON'T CARE
 UNDEFINED

DRAM MODULE

1MEG x 9 DRAM NIBBLE MODE

FEATURES

- Industry standard pin-out in a 30-pin single-in-line package
- High performance CMOS silicon gate process
- Single 5V±10% power supply
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- Low power, 45mW standby; 1575mW active, typical
- Refresh modes: \overline{RAS} ONLY, \overline{CAS} -BEFORE- \overline{RAS} , and HIDDEN
- 512 cycle refresh distributed across 8ms
- Optional Nibble access mode

OPTIONS

- Timing
 - 80ns access
 - 100ns access
 - 120ns access

MARKING


- Packages:

Leaded 30-pin SIP	MN
Leadless 30-pin SIMM	N

GENERAL DESCRIPTION

The MT8C9025 is a randomly accessed solid-state memory containing 1,048,576 words organized in a x9 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits which are entered 10 bits (A0-A9) at a time. \overline{RAS} is used to latch the first 10 bits and \overline{CAS} the latter 10 bits. A READ or WRITE cycle is selected with the \overline{WE} input. A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (high Z) until the next \overline{CAS} cycle. If \overline{WE} goes LOW after data reaches the output pin(s), \overline{Q} is activated and retains the selected cell data as long as \overline{CAS} remains LOW (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse results in a READ-WRITE cycle.


Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the \overline{RAS} high time. Memory cell data is retained in its correct state by maintaining power and executing any




DRAM MODULE

\overline{RAS} cycle (READ, WRITE, \overline{RAS} ONLY, \overline{CAS} -BEFORE- \overline{RAS} , or HIDDEN refresh) so that all 512 combinations of \overline{RAS} addresses (A0-A9) are executed at least every 8ms, regardless of sequence.

NIBBLE MODE operation allows faster sequential serial data operations (READ, WRITE or READ-MODIFY-WRITE) on up to 4 bits. The first of 4 bits is accessed in the usual manner with \overline{CAS} address A9 (nibble MSB) and \overline{RAS} address A9 (nibble LSB) selecting on of 4 bits within a nibble for initial access. By holding \overline{RAS} LOW, \overline{CAS} can be toggled incrementing the nibble address field in modulo 4 fashion with wrap around (see below).



FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

Function	RAS	CAS	WE	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
NIBBLE MODE READ	L	H→L→H, H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
NIBBLE MODE WRITE	L	H→L→H, H→L→H	L	ROW	COL	Valid Data In, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss	-1.0V to +7.0V
Operating Temperature, TA(Ambient)	0°C to +70°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	9 Watt
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT (any input (0V ≤ V _{IN} ≤ V _{CC}), all other pins not under test = 0 volts)	I _I	-90	90	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{OZ}	-90	90	μA	
OUTPUT LEVELS Output High voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	1
Output Low voltage (I _{OUT} = 5mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT (\overline{RAS} and \overline{CAS} = Cycling: t _{RC} = t _{RC(MIN)})	I _{CC1}		450	mA	3, 4
OPERATING CURRENT: NIBBLE MODE (\overline{RAS} = V _{IL} , \overline{CAS} = Cycling: t _{PC} = t _{PC(MIN)})	I _{CC2}		450	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current (\overline{RAS} = \overline{CAS} = V _{IH} after 8 \overline{RAS} cycles min.)	I _{CC3}		18	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current (\overline{RAS} = \overline{CAS} = V _{CC} -0.2V after 8 \overline{RAS} cycles min. All other inputs at V _{CC} -0.2V or V _{SS} + 0.2V)	I _{CC4}		9	mA	
REFRESH CURRENT: \overline{RAS} ONLY (\overline{RAS} = Cycling: \overline{CAS} = V _{IH})	I _{CC5}		315	mA	3
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} (\overline{RAS} and \overline{CAS} = Cycling)	I _{CC6}		315	mA	3, 5

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9	C _{I1}		45	pF	2
Input Capacitance: RAS, CAS, WE	C _{I2}		63	pF	2
Input Capacitance: D	C _{I3}		7	pF	2
Input/Output Capacitance: DQ	C _{I0}		12	pF	2
Output Capacitance: Q	C ₀		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T_A ≤ +70°C, V_{CC} = 5.0V ± 10%)

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t ^{RC}	150		180		220		ns	
READ-MODIFY-WRITE cycle time	t ^{RWC}	175		210		255		ns	
Access time from RAS	t ^{RAC}		80		100		120	ns	14
Access time from CAS	t ^{CAC}		20		25		30	ns	15
Access time from column address	t ^{AA}		40		50		60	ns	
Access time from CAS precharge	t ^{CPA}		45		55		65	ns	
RAS pulse width	t ^{RAS}	80	10,000	100	10,000	120	10,000	ns	
RAS hold time	t ^{RSH}	20		25		30		ns	
RAS precharge time	t ^{RP}	60		80		90		ns	
CAS pulse width	t ^{CAS}	20	10,000	25	10,000	30	10,000	ns	
CAS hold time	t ^{CSH}	80		100		120		ns	
CAS precharge time	t ^{CPN}	10		10		20		ns	16
RAS to CAS delay time	t ^{RCD}	20	60	10	75	15	90	ns	17
CAS to RAS precharge time	t ^{CRP}	5		10		15		ns	
Row address set-up time	t ^{ASR}	0		0		0		ns	
Row address hold time	t ^{RAH}	10		15		20		ns	
RAS to column address delay time	t ^{RAD}	15	40	20	50	15	60	ns	18
Column address set-up time	t ^{ASC}	0		0		0		ns	
Column address hold time	t ^{CAH}	15		20		25		ns	
Column address hold time (referenced to RAS)	t ^{AR}	60		75		110		ns	
Column address to RAS lead time	t ^{RAL}	40		50		60		ns	
Read command set-up time	t ^{RCS}	0		0		0		ns	
Read command hold time (referenced to CAS)	t ^{RCH}	0		0		0		ns	19
Read command hold time (referenced to RAS)	t ^{RRH}	0		0		0		ns	19
CAS to output in low-Z	t ^{CLZ}	0		0		0		ns	
Output buffer turn-off delay	t ^{OFF}	0	20	0	20	0	25	ns	20
WE command set-up time	t ^{WCS}	0		0		0		ns	21
Write command hold time	t ^{WCH}	15		20		25		ns	
Write command hold time (referenced to RAS)	t ^{WCR}	60		75		80		ns	
Write command pulse width	t ^{WP}	15		20		25		ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS	PARAMETER	-8		-10		-12		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Write command to $\overline{\text{RAS}}$ lead time	${}^t\text{RWL}$	20		25		30		ns	
Write command to $\overline{\text{CAS}}$ lead time	${}^t\text{CWL}$	20		25		30		ns	
Data-in set-up time	${}^t\text{DS}$	0		0		0		ns	22
Data-in hold time	${}^t\text{DH}$	15		20		20		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$)	${}^t\text{DHR}$	60		75		110		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	${}^t\text{RWD}$	80		100		120		ns	21
Column address to $\overline{\text{WE}}$ delay time	${}^t\text{AWD}$	40		50		60		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	${}^t\text{CWD}$	20		25		35		ns	21
Transition time (rise or fall)	${}^t\text{T}$	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	${}^t\text{REF}$		8		8		8	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge time	${}^t\text{RPC}$	0		0		0		ns	
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ refresh)	${}^t\text{CSR}$	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ refresh)	${}^t\text{CHR}$	30		30		30		ns	5
$\overline{\text{RAS}}$ pulse width (NIBBLE MODE)	${}^t\text{RASN}$	80	100,000	100	100,000	120	100,000	ns	
$\overline{\text{CAS}}$ precharge time (NIBBLE MODE)	${}^t\text{NCP}$	10		10		15		ns	
NIBBLE MODE cycle time	${}^t\text{NC}$	40		45		55		ns	
NIBBLE MODE READ-MODIFY- WRITE cycle time	${}^t\text{NRWC}$	65		75		85		ns	
NIBBLE MODE access time	${}^t\text{NCAC}$		20		20		35	ns	15
NIBBLE MODE pulse width	${}^t\text{NCAS}$	20		25		35		ns	
NIBBLE MODE $\overline{\text{CAS}}$ precharge time	${}^t\text{NCP}$	10		10		10		ns	
NIBBLE MODE $\overline{\text{RAS}}$ hold time	${}^t\text{NRSH}$	20		25		30		ns	
NIBBLE MODE $\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	${}^t\text{NCWD}$	20		25		35		ns	
NIBBLE MODE $\overline{\text{WE}}$ command to $\overline{\text{RAS}}$ lead time	${}^t\text{NRWL}$	20		25		30		ns	
NIBBLE MODE $\overline{\text{WE}}$ command to $\overline{\text{CAS}}$ lead time	${}^t\text{NCWL}$	20		25		30		ns	


NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by any 8 \overline{RAS} cycles before proper device operation is assured. The 8 \overline{RAS} cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and $100pF$.
14. Assumes that $t_{RCD} < t_{RCD}(\max)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD}(\max)$ limit ensures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD}(\max)$ limit ensures that $t_{RCD}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF}(\max)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD}(\min)$, $t_{AWD} \geq t_{AWD}(\min)$ and $t_{CWD} \geq t_{CWD}(\min)$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
22. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and \overline{WE} leading edge in late WRITE or READ-WRITE cycles.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = LOW$.

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED

READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




NIBBLE MODE READ CYCLE




DON'T CARE
 UNDEFINED

DRAM MODULE


NIBBLE MODE EARLY-WRITE CYCLE




NIBBLE MODE READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




RAS ONLY REFRESH CYCLE
 (ADDR = A₀ - A₈; A₉ and WE = DON'T CARE.)



CAS-BEFORE-RAS REFRESH CYCLE
 (A₀ - A₉ and WE = DON'T CARE)



HIDDEN REFRESH CYCLE
 (WE = HIGH)²³



 DON'T CARE
 UNDEFINED

DRAM MODULE

1MEG x 9 DRAM STATIC COLUMN

FEATURES

- Industry standard pin-out in a 30-pin single-in-line package
- High performance CMOS silicon gate process
- Single 5V±10% power supply
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- Low power, 45mW standby; 1575mW active, typical.
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- 512 cycle refresh distributed across 8ms
- Optional Static Column access mode

OPTIONS

- Timing
 - 80ns access
 - 100ns access
 - 120ns access

MARKING

- Packages:
 - Leaded 30-pin SIP MN
 - Leadless 30-pin SIMM M


GENERAL DESCRIPTION

The MT8C9026 is a randomly accessed solid-state memory containing 1,048,576 words organized in a x9 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits which are entered 10 bits (A0-A9) at a time. $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle data in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (high Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output pin(s), Q is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ-WRITE cycle.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any

DRAM MODULE

PIN ASSIGNMENT (Top View)




$\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, or HIDDEN refresh) so that all 512 combinations of $\overline{\text{RAS}}$ addresses (A0-A8) are executed at least every 8ms, regardless of sequence.

STATIC COLUMN operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The STATIC COLUMN cycle is always initiated with a row address strobed in by $\overline{\text{RAS}}$ followed by a column address strobed in by $\overline{\text{CAS}}$. By holding $\overline{\text{RAS}}$ LOW, the column address may be toggled strobing in different column addresses executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the STATIC COLUMN operation.

FUNCTIONAL BLOCK DIAGRAM

DRAM MODULE

U1 - U9 = MT4C1026DJ



TRUTH TABLE

Function	RAS	CAS	WE	TF	Addresses		NOTES
					tR	tC	
Standby	H	H	H	GND/NC	X	X	High Impedance
READ	L	L	H	GND/NC	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	GND/NC	ROW	COL	Data In
STATIC COLUMN READ	L	H→L→H	H	GND/NC	ROW	COL COL	Valid Data Out, Valid Data Out
STATIC COLUMN WRITE	L	H→L→H	L	GND/NC	ROW	COL COL	Valid Data In, Valid Data Out
RAS ONLY REFRESH	L	H	H	GND/NC	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	GND/NC	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	GND/NC	X	X	High Impedance
TEST FUNCTION	L	L	H	H	ROW	COL	Data Out, Test Function Mode

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss	-1.0V to +7.0V
Operating Temperature, TA(Ambient)	0°C to +70°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	9 Watt
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{cc} = 5.0\text{V} \pm 10\%$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT (any input ($0\text{V} \leq V_{IN} \leq V_{CC}$), all other pins not under test = 0 volts)	I _I	-90	90	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, $0\text{V} \leq V_{OUT} \leq V_{CC}$)	I _{OZ}	-90	90	μA	
OUTPUT LEVELS					
Output High voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	1
Output Low voltage (I _{OUT} = 5mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling: $t_{RC} = t_{RC(MIN)}$)	I _{CC1}		450	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE ($\overline{\text{RAS}} = V_{IL}$, $\overline{\text{CAS}}$ = Cycling: $t_{PC} = t_{PC(MIN)}$)	I _{CC2}		450	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$ after 8 $\overline{\text{RAS}}$ cycles min.)	I _{CC3}		18	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{CC} - 0.2\text{V}$ after 8 $\overline{\text{RAS}}$ cycles min. All other inputs at $V_{CC} - 0.2\text{V}$ or $V_{SS} + 0.2\text{V}$)	I _{CC4}		9	mA	
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY ($\overline{\text{RAS}}$ = Cycling: $\overline{\text{CAS}} = V_{IH}$)	I _{CC5}		315	mA	3
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling)	I _{CC6}		315	mA	3, 5

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9	C _{I1}		45	pF	2
Input Capacitance: RAS, CAS, WE	C _{I2}		63	pF	2
Input Capacitance: D	C _{I3}		7	pF	2
Input/Output Capacitance: DQ	C _{I0}		12	pF	2
Output Capacitance: Q	C _O		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T_A ≤ +70°C, V_{CC} = 5.0V ± 10%)

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t _{RC}	150		180		220	ns		
READ-MODIFY-WRITE cycle time	t _{RWC}	175		210		255	ns		
Access time from RAS	t _{RAC}		80		100		120	ns	14
Access time from CAS	t _{CAC}		20		25		30	ns	15
Access time from column address	t _{AA}		40		50		60	ns	
RAS pulse width	t _{RAS}	80	10,000	100	10,000	120	10,000	ns	
RAS hold time	t _{RSH}	20		25		30		ns	
RAS precharge time	t _{RP}	60		70		90		ns	
CAS pulse width	t _{CAS}	20	10,000	25	10,000	30	10,000	ns	
CAS hold time	t _{CSH}	80		100		120		ns	
CAS precharge time	t _{CPN}	10		15		20		ns	16
RAS to CAS delay time	t _{RCD}	20	60	25	75	15	90	ns	17
CAS to RAS precharge time	t _{CRP}	5		5		10		ns	
Row address set-up time	t _{ASR}	0		0		0		ns	
Row address hold time	t _{RAH}	10		15		15		ns	
RAS to column address delay time	t _{RAD}	15	40	20	50	20	60	ns	18
Column address set-up time	t _{ASC}	0		0		0		ns	
Column address hold time	t _{CAH}	15		20		20		ns	
Column address hold time (referenced to RAS)	t _{AR}	90		115		115		ns	
Column address to RAS lead time	t _{RAL}	40		50		60		ns	
Read command set-up time	t _{RCS}	0		0		0		ns	
Read command hold time (referenced to CAS)	t _{RCH}	0		0		0		ns	19
Read command hold time (referenced to RAS)	t _{RRH}	0		0		0		ns	19
CAS to output in low-Z	t _{CLZ}	0		0		0		ns	
Output buffer turn-off delay	t _{OFF}	0	20	0	20	0	25	ns	20
WE command set-up time	t _{WCS}	0		0		0		ns	21
Write command hold time	t _{WCH}	15		20		25		ns	
Write command hold time (referenced to RAS)	t _{WCR}	60		75		80		ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Write command pulse width	t_{WP}	15		20		25		ns	
Write command to RAS lead time	t_{RWL}	20		25		30		ns	
Write command to CAS lead time	t_{CWL}	20		25		30		ns	
WE inactive time	t_{WI}	10		10		10		ns	
Data-in set-up time	t_{DS}	0		0		0		ns	22
Data-in hold time	t_{DH}	15		20		20		ns	22
Data-in hold time (referenced to RAS)	t_{DHR}	60		75		80		ns	
RAS to WE delay time	t_{RWD}	80		100		110		ns	21
Column address to WE delay time	t_{AWD}	40		50		60		ns	21
CAS to WE delay time	t_{CWD}	20		25		30		ns	21
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	t_{REF}		8		8		8	ms	
RAS to CAS Precharge time	t_{RPC}	0		0		0		ns	
CAS set-up time (CAS-BEFORE-RAS refresh)	t_{CSR}	10		10		10		ns	5
CAS hold time (CAS-BEFORE-RAS refresh)	t_{CHR}	30		30		30		ns	5
RAS pulse width (STATIC COLUMN)	t_{RASC}	80	100,000	100	100,000	120	100,000	ns	
CAS precharge time (STATIC COLUMN)	t_{CP}	10		10		15		ns	
STATIC COLUMN MODE cycle time	t_{SC}	45		55		65		ns	
STATIC COLUMN READ-MODIFY-WRITE cycle time	t_{SRMW}	80		100		160		ns	
Last Write to column address delay time	t_{LWAD}	20	35	25	45	30	55	ns	
Last Write to column address hold time	t_{AHLW}	75		95		115		ns	
Output data hold time from column address	t_{AOH}	5		5		5		ns	
Output data enable from Write	t_{OW}		20		25		25	ns	


NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by any 8 \overline{RAS} cycles before proper device operation is assured. The 8 \overline{RAS} cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. $V_{IH\ min}$ and $V_{IL\ max}$ are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and $100pF$.
14. Assumes that $t_{RCD} < t_{RCD\ (max)}$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD\ (max)}$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD\ (max)}$ limit ensures that $t_{RAC\ (max)}$ can be met. $t_{RCD\ (max)}$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD\ (max)}$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD\ (max)}$ limit ensures that $t_{RCD\ (max)}$ can be met. $t_{RAD\ (max)}$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD\ (max)}$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF\ (max)}$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS\ (min)}$, the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD\ (min)}$, $t_{AWD} \geq t_{AWD\ (min)}$ and $t_{CWD} \geq t_{CWD\ (min)}$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
22. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and \overline{WE} leading edge in late WRITE or READ-WRITE cycles.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = LOW$.

READ CYCLE




EARLY-WRITE CYCLE




DON'T CARE
 UNDEFINED

READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




STATIC COLUMN READ CYCLE




DRAM MODULE

STATIC COLUMN EARLY-WRITE CYCLE




**STATIC COLUMN READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)**




 DON'T CARE
 UNDEFINED


RAS ONLY REFRESH CYCLE
 (ADDR = A₀ - A₈; A₉ and \overline{WE} = DON'T CARE.)



CAS-BEFORE-RAS REFRESH CYCLE
 (A₀ - A₉ and \overline{WE} = DON'T CARE)



HIDDEN REFRESH CYCLE
 (\overline{WE} = HIGH)²³



DYNAMIC RAMs	1
DYNAMIC RAM MODULES	2
MULTIPORT DYNAMIC RAMs	3
STATIC RAMs	4
STATIC RAM MODULES	5
CACHE DATA RAMs	6
FIFO MEMORIES	7
APPLICATION INFORMATION	8
MILITARY INFORMATION	9
PACKAGE INFORMATION	10
SALES INFORMATION	11

MULTIPOINT PRODUCT SELECTION GUIDE

VRAM

Memory Configuration	Access Cycle	Part Number	Access Time (ns)	Power Dissipation		Package & Number of Pins				Process	Page
				Standby	Active	PDIP	ZIP	SQJ	CDIP		
64K x 4	Page Mode	MT42C4064	100,120,150	10mW	150mW	24	24	24	24	CMOS	3-3
128K x 8	Fast Page	MT42C8128	80,100,120,150	5mW	200mW	40	-	40	-	CMOS	3-27
256K x 4	Fast Page	MT42C4256	80,100,120,150	5mW	200mW	28	28	28	28	CMOS	3-65

VRAM

64K x 4 DRAM with 256 x 4 SAM

FEATURES

- Industry standard pin-out, timing and functions
- High performance CMOS silicon gate process
- Single +5V ±10% power supply
- Inputs and outputs are fully TTL and CMOS compatible
- Refresh modes: \overline{RAS} ONLY, \overline{CAS} -BEFORE- \overline{RAS} , and HIDDEN
- 256 cycle refresh within 4ms
- Optional PAGE MODE access cycles
- Dual port organization: 64K x 4 DRAM port
256 x 4 SAM port
- Bit MASKED WRITE mode capability on DRAM port
- No refresh required for Serial Access Memory
- Low power: 10mW standby; 150mW active, typical
- Fast access times – 100ns parallel, 33ns serial

OPTIONS

- Timing (DRAM, SAM)
 - 100ns, 33ns
 - 120ns, 40ns
 - 150ns, 60ns

MARKING

-10
-12
-15

Packages


- Plastic DIP (400 mil)
- Ceramic DIP (400 mil)
- Plastic ZIP
- Plastic SOJ (300 mil)

None
C
Z
DJ

GENERAL DESCRIPTION

The MT42C4064 is a high speed, dual port CMOS dynamic random access memory (DPDRAM) containing 262,144 bits. They can be accessed either by a four bit wide DRAM port or by a 256 x 4 bit serial access memory (SAM) port. Data can be transferred bidirectionally between the DRAM and the SAM.

The DRAM portion of the DPDRAM is functionally identical to the MT4067 (64K x 4) bit DRAM. Four 256 bit data registers make up the serial access memory portion of the DPDRAM. Data I/O and internal data transfer is accomplished using three separate bidirectional data paths; the four bit random access I/O port, the four internal 256 bit wide paths between the DRAM and the SAM, and the four bit serial I/O port for the SAM. The rest of the circuitry



MULTIPORT DRAM

consists of the control, timing, and address decoding logic.

Each of the ports may be operated asynchronously and independently of the other except when data is being transferred internally between them. As with all DRAMs, the DPDRAM must be refreshed to maintain data. The refresh cycles must be timed so that all 256 combinations of \overline{RAS} addresses are executed at least every 4ms (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity. An internal transfer between the DRAM and the SAM counts as a refresh cycle. The SAM portion of the DPDRAM is fully static and does not require any refresh.




Figure 1
MT42C4064 BLOCK DIAGRAM

PIN DESCRIPTIONS

DIP/SOJ PIN NUMBER(S)	ZIP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
1	7	SC	Input	Serial Clock: Clock input to the serial address counter for the SAM registers.
4	8, 9, 4, 5	TR/OE	Input	Transfer Enable: Enables an internal TRANSFER operation at RAS (H → L), or Output Enable: Enables the DRAM output buffers when taken LOW after RAS goes LOW (CAS must also be LOW), otherwise the output buffers are in a high impedance state.
7	13	ME/WE	Input	Mask Enable: If ME/WE is LOW at the falling edge of RAS a MASKED WRITE cycle is performed, or Write Enable: WE is used to select a READ (WE = H) or WRITE (WE = L) cycle when accessing the DRAM. This includes a DRAM-TO-SAM TRANSFER (WE = H) or SAM-TO-DRAM TRANSFER (WE = L).
8	14	RAS	Input	Row Address Strobe: RAS is used to clock in the 8 row address bits and as a strobe for the MASK ENABLE and TRANSFER functions.
9, 10, 11, 13, 14, 15, 16, 17	23, 22, 21, 20, 17, 16, 15, 19	A0 to A7	Input	Address Inputs: For the DRAM operation, these inputs are multiplexed and clocked by RAS and CAS to select 4 bits out of the 256K available. During TRANSFER operations, A0 to A7 indicate the DRAM row being accessed (when RAS goes LOW) and the SAM start address (when CAS goes LOW).
18	24	CAS	Input	Column Address Strobe: CAS is used to clock in the 8 column address bits and enable the DRAM output buffers (TR/OE must also be LOW).
21	3	SE	Input	Serial Port Enable: SE enables the serial I/O buffers and allows a serial READ or WRITE operation to occur, otherwise the output buffers are in a high impedance state. SE is also used during a TRANSFER operation to indicate whether a SAM-TO-DRAM TRANSFER or a SERIAL INPUT MODE ENABLE cycle is performed.
5, 6, 19, 20	11,12,1,2	DQ1 - DQ4	Input/ Output	DRAM Data I/O: Inputs, Outputs, or high impedance, and/or Mask Data Inputs: For MASKED WRITE cycle only.
2, 3, 22, 23	8.9.4.5	SDQ1 - SDQ4	Input/ Output	Serial Data I/O: Input, Output, or high impedance.
12	18	Vcc	Supply	Power Supply: +5 Volts ±10%
24	6	Vss	Supply	Ground

FUNCTIONAL DESCRIPTION

The DPDRAM can be divided into three functional blocks (see Figure 1); the DRAM, the transfer control circuitry, and the serial access memory (SAM). All of the operations described below are also shown in the AC Timing Diagrams section of this data sheet as well as summarized in the Truth Table.

Note: For dual function pins, the function that is not being discussed will be surrounded by parentheses. For example, when discussing transfer operations the $\overline{TR}/\overline{OE}$ pin will be shown as $\overline{TR}/(\overline{OE})$.

DRAM OPERATION

The DRAM portion of the DPDRAM is functionally identical to standard 64K x 4 DRAMs. However, because several of the DRAM control pins are used for additional functions on this part, several conditions that were undefined or "don't care" states for the DRAM are specified for the DPDRAM. These conditions are highlighted in the following discussion.

READ/WRITE Cycles

The 16 address bits that are used to select four memory bits from the 65,536 x 4 available are latched into the chip using the A0 -A7, \overline{RAS} , and \overline{CAS} inputs. First, the 8 row address bits are set up on the address inputs and clocked into the part when \overline{RAS} transitions from HIGH to LOW. Next, the 8 column address bits are set up on the address inputs and clocked in when \overline{CAS} goes from HIGH to LOW.

For single port DRAMs the \overline{OE} pin is a "don't care" when \overline{RAS} goes LOW. For the DPDRAM, $(\overline{TR})/\overline{OE}$ is used, when \overline{RAS} goes LOW, to select between an internal transfer operation and a DRAM operation. $(\overline{TR})/\overline{OE}$ must be HIGH at the \overline{RAS} HIGH to LOW transition for a DRAM port READ or WRITE operation.

If $(\overline{ME})/\overline{WE}$ is HIGH when \overline{CAS} goes LOW, a DRAM READ operation is performed and the data from the memory cells selected will appear at the DQ1 - DQ4 port. The $(\overline{TR})/\overline{OE}$ input must be LOW to enable the DRAM output port.


For single port DRAMs, \overline{WE} is a "don't care" when \overline{RAS} goes LOW. For the DPDRAM, $(\overline{ME})/\overline{WE}$ is used, when \overline{RAS} goes LOW, to select between a MASKED WRITE cycle and a normal WRITE cycle. If $(\overline{ME})/\overline{WE}$ is LOW at the \overline{RAS} HIGH to LOW transition, a MASKED WRITE operation is selected. For a normal DRAM WRITE operation, $(\overline{ME})/\overline{WE}$ must be HIGH at the \overline{RAS} HIGH to LOW transition. $(\overline{ME})/\overline{WE}$ is a "don't care" at the \overline{RAS} HIGH to LOW transition for a DRAM READ cycle.

If $(\overline{ME})/\overline{WE}$ is LOW when \overline{CAS} goes LOW, a DRAM WRITE operation is performed and the data present on the DQ1 - DQ4 port will be written into the selected memory cells. If $(\overline{ME})/\overline{WE}$ is LOW when \overline{RAS} goes LOW, the input data will be "masked" before being stored in the DRAM.

The DPDRAM can perform all the normal DRAM cycles including EARLY-WRITE, LATE-WRITE, READ-WRITE, READ-MODIFY-WRITE, PAGE-MODE READ, PAGE-MODE WRITE, and PAGE-MODE READ-MODIFY-WRITE. Refer to the AC timing parameters and diagrams in this data sheet for more details on these operations.

MASK-WRITE

If $(\overline{ME})/\overline{WE}$ is LOW at the \overline{RAS} HIGH to LOW transition, the data (mask data) present on the DQ1 - DQ4 inputs will be written into the bit mask data register. The mask data acts as an individual write enable for each of the four DQ1 - DQ4 pins. If a LOW (logic 0) is written to a mask data register bit, the input port for that bit is disabled during the following WRITE operation and no new data will be written to that DRAM cell location. A HIGH (logic 1) on a mask data register bit enables the input port and allows normal WRITE operations to proceed. Note that \overline{CAS} is still HIGH. When \overline{CAS} goes LOW, the bits present on the DQ1 - DQ4 inputs will be either written to the DRAM (if the mask data bit was HIGH) or ignored (if the mask data bit was LOW). The DRAM contents that correspond to the masked bits will not be changed during the WRITE cycle. Since the mask data register is reset (to all 1's) at the end of every MASKED WRITE cycle, new mask data must be supplied at the beginning of each MASKED WRITE cycle. An example of a typical MASK-WRITE cycle is shown in Figure 2.



MULTI-PORT DRAM

Figure 2
MT42C4064 Bit MASK-WRITE

REFRESH

The MT42C4064 supports \overline{RAS} ONLY, \overline{CAS} -BEFORE- \overline{RAS} , and HIDDEN types of refresh cycles. All 256 row address combinations must be accessed within 4ms. For the \overline{CAS} -BEFORE- \overline{RAS} refresh mode, the row addresses are generated internally and the user need not supply them

as he must in \overline{RAS} ONLY refresh. $\overline{TR}/(\overline{OE})$ must be HIGH when \overline{RAS} goes LOW for the \overline{RAS} ONLY and \overline{CAS} -BEFORE- \overline{RAS} types of refresh cycles. Any READ, WRITE, or TRANSFER operation also refreshes the DRAM row that is being accessed.

TRANSFER OPERATION

DRAM-TO-SAM TRANSFER (READ TRANSFER)

A TRANSFER operation is initiated when $\overline{TR}/(\overline{OE})$ is LOW at \overline{RAS} (HIGH to LOW) time. $(\overline{ME})/\overline{WE}$ indicates the direction of the transfer and must be HIGH as \overline{RAS} goes LOW for a DRAM-TO-SAM TRANSFER. In this case, the row address bits indicate the four 256 bit DRAM rows that are to be transferred to the four SAM data registers, and the column address bits indicate the start address of the next SERIAL OUTPUT cycle from the SAM data registers. \overline{RAS} and \overline{CAS} are used to strobe the address bits into the part. To complete the TRANSFER, $\overline{TR}/(\overline{OE})$ is taken HIGH while \overline{RAS} and \overline{CAS} are still LOW. The 1024 bits of DRAM data are then written into the SAM data registers and the serial shift start address is stored in an internal 8 bit register. There must be no rising edges on the serial clock (SC) input while the transfer is taking place (refer to the AC timing diagrams). TRANSFER cycles are the only time when SC must be synchronized with the DRAM \overline{RAS} and \overline{CAS} timing. If \overline{SE} is LOW, the first bits of the new row data will appear at the serial outputs with the next SC clock pulse. \overline{SE} enables the serial outputs and may be either HIGH or LOW during this operation.

SAM-TO-DRAM TRANSFER (WRITE TRANSFER)

The SAM-TO-DRAM TRANSFER operation is identical to the DRAM-TO-SAM TRANSFER described above except that $(\overline{ME})/\overline{WE}$ and \overline{SE} must be LOW when \overline{RAS} goes LOW. The row address indicates the DRAM row that the SAM data registers will be written to and the column address indicates the starting address of the next SERIAL INPUT cycle for the SAM data registers. If \overline{SE} is HIGH when \overline{RAS} goes LOW, a SERIAL INPUT MODE ENABLE cycle is performed.

SAM OPERATION

SERIAL INPUT/OUTPUT MODE CONTROL

The SAM port is automatically placed in the serial output mode after a DRAM-TO-SAM TRANSFER operation. Conversely, after a SAM-TO-DRAM TRANSFER, the SAM port will be in the serial input mode.

SERIAL INPUT MODE ENABLE (PSEUDO WRITE TRANSFER)

It is possible to change the direction of the SAM port from output to input without performing a SAM-TO-DRAM TRANSFER. This operation, called a SERIAL INPUT MODE ENABLE cycle, is simply a SAM-TO-DRAM TRANSFER cycle with \overline{SE} held HIGH instead of LOW. The DRAM data will not be disturbed and the data registers will be ready to accept input data.

The only way to put the SAM port in the serial output mode is to do a DRAM-TO-SAM TRANSFER.

SERIAL INPUT and SERIAL OUTPUT

The control inputs for SERIAL INPUT and SERIAL OUTPUT are SC and \overline{SE} . The rising edge of SC increments the serial address counter and provides access to the next SAM location. \overline{SE} enables or disables the serial input/output buffers.

Serial output of the SAM data register contents will start at the serial start address that was loaded during the DRAM-TO-SAM TRANSFER cycle. The SC input increments the address counter and presents the contents of the next SAM location to the four bit port. \overline{SE} is used as an output enable during the SAM output operation. The serial address is automatically incremented with every SC LOW to HIGH transition, regardless of whether \overline{SE} is HIGH or LOW, and will wrap around to location 0 after reaching its maximum count of 255.

SC is also used to clock in data when the device is in the serial input mode. As in the serial output operation, the contents of the serial address register, which was loaded when the serial input mode was enabled, will determine the serial address that the first bit will be written. \overline{SE} acts as an enable for serial data input and must be LOW for normal serial input. If \overline{SE} is HIGH, the data inputs are disabled and the SAM contents will not be modified. The serial address register is incremented with every L \rightarrow H transition of SC, regardless of the logic level on the \overline{SE} input.

TRUTH TABLE

DRAM Operations (SC, SE, and SDQ1 — SDQ4 are “don't care”)

Function	RAS	CAS	ME/WE		TR/OE		Addresses		DQ1 to DQ4	Notes
			tR*	tC*	tR*	tC*	tR*	tC*		
Standby	H	H	X	X	X	X	X	X	High Impedance	
READ	L	L	X	H	H	H→L	ROW	COL	Data Out	
WRITE (EARLY-WRITE)	L	L	H	L	H	X	ROW	COL	Data In	1
MASKED WRITE	H→L	L	L	L	H	X	ROW	COL	Mask Data In, Valid Data In	
READ-WRITE	L	L	H	H→L	H	L→H	ROW	COL	Valid Data Out,	1
PAGE-MODE READ	L	H→L→H, H→L→H	H	H	H	H→L	ROW	COL	Valid Data Out	
PAGE-MODE WRITE	L	H→L→H, H→L→H	H	L	H	X	ROW	COL	Valid Data In	
PAGE-MODE READ-WRITE	L	H→L→H, H→L→H	H	H→L	H	L→H	ROW	COL	Valid Data Out, Valid Data In	1
RAS ONLY REFRESH	L	H	X	n/a	H	n/a	ROW	n/a	High Impedance	
HIDDEN REFRESH	L→H→L	L	X	H	H	L	ROW	COL	Valid Data Out	
CAS-BEFORE-RAS REFRESH	H→L	L	X	X	H	X	X	X	High Impedance	

MULTIPOINT DRAM

TRANSFER Operations (DQ1 — DQ4 are “don't care”)

Function	RAS	CAS	ME/WE		TR/OE		Addresses		SC	SE	SDQ1 to SDQ4	Notes
			tR*	tC*	tR*	tC*	tR*	tC*				
DRAM-TO-SAM TRANSFER	L	L	H	X	L	L	ROW	SSA**	X	X	X	2
SAM-TO-DRAM TRANSFER	L	L	L	X	L	X	ROW	SSA**	X	L	X	3
SERIAL INPUT MODE ENABLE	L	L	L	X	L	X	ROW	SSA**	X	H	X	4

* tR = when RAS goes from HIGH to LOW

tC = when CAS goes from HIGH to LOW

** SSA = SAM Start Address, the serial address that the next serial input or output cycle will start with

Notes: 1. Any type of WRITE cycle may also be a MASKED WRITE cycle.

2. The SAM will be in a SERIAL OUTPUT mode after a DRAM-TO-SAM TRANSFER.

3. The SAM will be in a SERIAL INPUT mode after a SAM-TO-DRAM TRANSFER.

4. The SAM will be put in the SERIAL INPUT mode but the SAM-TO-DRAM TRANSFER will not occur.

Serial I/O Operations (RAS, CAS, ME/WE, TR/OE, and DQ1 - DQ4 are "don't care")

Function	SC	SE	SDQ1 — SDQ4	Notes
SERIAL OUTPUT	L→H	L	Valid Data Out	5
SERIAL INPUT	L→H	L	Valid Data In	6

Notes: 5. The SAM must be in the SERIAL OUTPUT mode.
 6. The SAM must be in the SERIAL INPUT mode.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Operating Temperature, Ta(Ambient) 0°C to +70°C
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1 Watt
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1

DC ELECTRICAL CHARACTERISTICS

(Notes 3, 4, 5) (0°C ≤ T_A ≤ 70°C, V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
INPUT LEAKAGE CURRENT (any input (0V ≤ V _{IN} ≤ V _{CC}), all other pins not under test = 0 volts).	I _L	-10	10	μA	
OUTPUT LEAKAGE CURRENT (DQ, SDQ disabled, 0V ≤ V _{OUT} ≤ V _{CC}).	I _{oz}	-10	10	μA	
OUTPUT LEVELS					
Output High voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	
Output Low voltage (I _{OUT} = 5mA)	V _{OL}		0.4	V	1

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A7	C _{I1}		5	pF	18
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$, $\overline{\text{SC}}$, $\overline{\text{SE}}$	C _{I2}		7	pF	18
Output Capacitance: DQ, SDQ	C _O		7	pF	18

CURRENT DRAIN, SAM IN STANDBY

(Notes 2, 3) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

PARAMETER/CONDITION OF DRAM	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ =Cycling; $T_{RC}=T_{RC}(\text{MIN})$).	I _{CC1}		40	mA	4
OPERATING CURRENT: PAGE-MODE ($\overline{\text{RAS}}=V_{IL}$, $\overline{\text{CAS}}$ =Cycling; $T_{PC}=T_{PC}(\text{MIN})$).	I _{CC2}		40	mA	4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ($\overline{\text{RAS}}=\overline{\text{CAS}}=V_{IH}$ after 8 $\overline{\text{RAS}}$ cycles min).	I _{CC3}		10	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ($\overline{\text{RAS}}=\overline{\text{CAS}}=V_{CC}-0.2\text{V}$ after 8 $\overline{\text{RAS}}$ cycles min. All other inputs at $V_{CC}-0.2\text{V}$ or $V_{SS} + 0.2\text{V}$).	I _{CC4}		4	mA	
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY ($\overline{\text{RAS}}$ =Cycling; $\overline{\text{CAS}}=V_{IH}$).	I _{CC5}		30	mA	
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ =Cycling).	I _{CC6}		30	mA	5
SAM/DRAM DATA TRANSFER	I _{CC7}		60	mA	

CURRENT DRAIN, SAM ACTIVE (t_{sc} = MIN)

(Notes 2, 3) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

PARAMETER/CONDITION OF DRAM	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ =Cycling; $T_{RC}=T_{RC}(\text{MIN})$).	I _{CC8}		60	mA	4
OPERATING CURRENT: PAGE-MODE ($\overline{\text{RAS}}=V_{IL}$, $\overline{\text{CAS}}$ =Cycling; $T_{PC}=T_{PC}(\text{MIN})$).	I _{CC9}		60	mA	4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ($\overline{\text{RAS}}=\overline{\text{CAS}}=V_{IH}$ after 8 $\overline{\text{RAS}}$ cycles min).	I _{CC10}		30	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ($\overline{\text{RAS}}=\overline{\text{CAS}}=V_{CC}-0.2\text{V}$ after 8 $\overline{\text{RAS}}$ cycles min. All other inputs at $V_{CC}-0.2\text{V}$ or $V_{SS} + 0.2\text{V}$).	I _{CC11}		25	mA	
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY ($\overline{\text{RAS}}$ =Cycling; $\overline{\text{CAS}}=V_{IH}$).	I _{CC12}		50	mA	
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ =Cycling).	I _{CC13}		50	mA	5
SAM/DRAM DATA TRANSFER	I _{CC14}		90	mA	

DRAM TIMING PARAMETERS

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes 3, 4, 5, 10, 11, 17) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t_{RC}	190		220		260		ns	6, 7
READ-MODIFY-WRITE cycle time	t_{RWC}	250		295		345		ns	20, 21
PAGE-MODE READ or WRITE cycle time	t_{PC}	75		90		110		ns	6, 7
PAGE-MODE READ-MODIFY-WRITE cycle time	t_{PRWC}	125		150		175		ns	20, 21
Access time from \overline{RAS}	t_{RAC}		100		120		150	ns	7, 8
Access time from \overline{CAS}	t_{CAC}		50		60		75	ns	7, 9
\overline{RAS} pulse width	t_{RAS}	100	10,000	120	10,000	150	10,000	ns	
\overline{RAS} pulse width (PAGE-MODE)	t_{RASp}	100	100,000	120	100,000	150	100,000	ns	
\overline{RAS} hold time	t_{RSH}	50		60		75		ns	
\overline{RAS} precharge time	t_{RP}	80		90		100		ns	
\overline{CAS} pulse width	t_{CAS}	50	10,000	60	10,000	75	10,000	ns	
\overline{CAS} hold time	t_{CSH}	100		120		150		ns	
\overline{CAS} precharge time	t_{CPN}	15		20		25		ns	
\overline{CAS} precharge time (PAGE-MODE)	t_{CP}	15		20		25		ns	19
\overline{RAS} to \overline{CAS} delay	t_{RCD}	10	50	15	60	15	75	ns	13
\overline{CAS} to \overline{RAS} precharge time	t_{CRP}	10		10		10		ns	
Row address set-up time	t_{ASR}	0		0		0		ns	
Row address hold time	t_{RAH}	15		15		15		ns	
Column address set-up time	t_{ASC}	0		0		0		ns	
Column address hold time	t_{CAH}	20		20		25		ns	
Column address hold time (referenced to \overline{RAS})	t_{AR}	45		70		80		ns	
READ command set-up time	t_{RCS}	0		0		0		ns	
READ command hold time (referenced to \overline{CAS})	t_{RCH}	0		0		0		ns	14
READ command hold time (referenced to \overline{RAS})	t_{RRH}	0		0		0		ns	

MULTIPOINT DRAM

DRAM TIMING PARAMETERS (Continued)
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
 (Notes 3, 4, 5, 10, 11, 17) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
WE command set-up time	t_{WCS}	0		0		0		ns	16
WRITE command hold time	t_{WCH}	20		25		30		ns	
WRITE command hold time (referenced to RAS)	t_{WCR}	70		80		90		ns	
WRITE command pulse width	t_{WP}	20		25		30		ns	
WRITE command to RAS lead time	t_{RWL}	25		30		35		ns	
WRITE command to CAS lead time	t_{CWL}	25		30		35		ns	
Data-in set-up time	t_{DS}	0		0		0		ns	15
Data-in hold time	t_{DH}	15		20		25		ns	15
Data-in hold time (referenced to RAS)	t_{DHR}	70		80		90		ns	
CAS to WE delay	t_{CWD}	65		80		95		ns	16, 20
RAS to WE delay	t_{RWD}	120		150		185		ns	16, 20
ME/WE to RAS Set Up Time	t_{WSR}	0		0		0	ns		
ME/WE to RAS Hold Time	t_{RWH}	10		10		15	ns		
Mask Data (DQ ₀) to RAS Set Up Time	t_{MS}	0		0		0		ns	
Mask Data (DQ ₀) to RAS Hold Time	t_{MH}	20		20		25		ns	
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	
Refresh Period (256 cycles)	t_{REF}		4		4		4	ms	
CAS set-up time (CAS-BEFORE-RAS refresh)	t_{CSR}	10		10		10		ns	
CAS hold time (CAS-BEFORE-RAS refresh)	t_{CHR}	20		25		30		ns	22
CAS to output in low-Z	t_{CLZ}	5		5		5		ns	
Output buffer turn-off delay	t_{OFF}	0	25	0	25	0	30	ns	12
Output Enable	t_{OE}		25		25		30	ns	
Output Disable	t_{OD}		25		25		30	ns	

MULTIPORT DRAM

NOTES

- All voltages referenced to V_{SS} .
- I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
- An initial pause of $100\mu s$ is required after power-up followed by any 8 \overline{RAS} cycles before proper device operation is assured. The \overline{RAS} cycle wake-up should be repeated any time the 4ms static refresh requirement is exceeded.
- AC characteristics assume $t_T = 5ns$.
- V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ C \leq T_A \leq 70^\circ C$) is assured.
- Measured with a load equivalent to 2 TTL gates and 100pF.
- Assumes that $t_{RCD} < t_{RCD}(\max)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
- If $\overline{CAS} = V_{IH}$, DRAM data output is high impedance.
- If $\overline{CAS} = V_{IL}$, DRAM data output may contain data from the last valid READ cycle.
- $t_{OFF}(\max)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
- Operation within the $t_{RCD}(\max)$ limit ensures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
- t_{RCH} is referenced to the first rising edge of \overline{RAS} or \overline{CAS} .
- These parameters are referenced to \overline{CAS} leading edge in EARLY WRITE cycles and to \overline{WE} leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
- t_{WCS} , t_{CWD} and t_{RWD} are restrictive operating parameters in READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an EARLY-WRITE cycle and the data output will remain open circuit throughout the entire cycle. If $t_{CWD} \geq t_{CWD}(\min)$ and $t_{RWD} \geq t_{RWD}(\min)$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met the state of data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
- In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- Capacitance calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$. This parameter is sampled.
- If \overline{CAS} is LOW at the falling edge of \overline{RAS} , DQ will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CP} . Note 8 applies to determine valid data out.
- Includes the \overline{OE} delay time (30ns for the -10, 40ns for the -12, and 50ns for the -15).
- During a READ cycle, if \overline{OE} is LOW then taken HIGH (V_{IH}) DQ goes open. If \overline{OE} is tied permanently LOW a READ-MODIFY-WRITE operation is not possible.
- Enables on-chip refresh and address counters.
- TRANSFER command means that $\overline{TR}/(\overline{OE})$ is LOW when \overline{RAS} goes LOW.
- NON-TRANSFER command means that $\overline{TR}/(\overline{OE})$ is HIGH when \overline{RAS} goes LOW.
- Measured with a load equivalent to 2 TTL gates and 50pF.

TRANSFER AND MODE CONTROL TIMING PARAMETERS
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
 (Notes 3, 4, 5, 17, 25) ($0^{\circ}C \leq T_A \leq +70^{\circ}C$, $V_{CC} = 5.0V \pm 10\%$)

A.C. CHARACTERISTICS		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
TRANSFER Command to RAS Set Up Time	t_{TS}	0		0		0		ns	23
TRANSFER Command to RAS Hold Time	t_{RTH}	80		90		100		ns	23
TRANSFER Command to CAS Hold Time	t_{CTH}	30		30		35		ns	23
TRANSFER Command to SC Lead Time	t_{TSL}	5		5		10		ns	23
TRANSFER Command to RAS Lead Time	t_{TRL}	10		10		10		ns	23
TRANSFER Command to RAS Delay Time	t_{TRD}	15		15		20		ns	23
TRANSFER Command to CAS Time	t_{TCL}	10		10		10		ns	23
TRANSFER Command to CAS Delay Time	t_{TCD}	15		15		20		ns	23
First SC edge to TRANSFER Command Delay Time	t_{TSD}	10		10		20		ns	23
SAM-TO-DRAM (WRITE) Transfer Command to RAS Hold Time	t_{RTHW}	10		10		15		ns	
Serial Output Buffer Turn Off Delay from RAS	t_{SDZ}	10	40	10	50	10	60	ns	
SC to RAS Set Up Time	t_{SRS}	35		40		45		ns	
RAS to SC Delay Time	t_{SRD}	25		30		35		ns	
Serial Data Input to SE Delay Time	t_{SZE}	0		0		0		ns	
RAS to SD Buffer Turn On Time	t_{SRO}	0		0		0		ns	
Serial Data Input Delay from RAS	t_{SDD}	50		55		60		ns	
Serial Data Input to RAS Delay Time	t_{SZS}	0		0		0		ns	
Serial Input Mode Enable (SE) to RAS Set Up Time	t_{ESR}	0		0		0		ns	
Serial Input Mode Enable (SE) to RAS Hold Time	t_{REH}	10		10		15		ns	
NON-TRANSFER Command to RAS Set Up Time	t_{YS}	0		0		0		ns	24
NON-TRANSFER Command to RAS Hold Time	t_{YH}	15		15		20		ns	24

SAM TIMING PARAMETERS


ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes 3, 4, 5, 17, 25) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)


A.C. CHARACTERISTICS		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Serial Clock Cycle Time	t_{SC}	33	50000	40	50000	60	50000	ns	
Access Time from SC	t_{SAC}		33		40		60	ns	
SC Precharge Time	t_{SP}	10		10		20		ns	
SC Pulse Width	t_{SAS}	10		10		20		ns	
Access Time from SE	t_{SEA}		25		30		40	ns	
SE Precharge Time	t_{SEP}	10		15		20		ns	
SE Pulse Width	t_{SE}	15		15		20		ns	
Serial Data Out Hold Time after SC High	t_{SOH}	10		10		10		ns	
Serial Output Buffer Turn Off Delay from SE	t_{SEZ}	0	15	0	25	0	30	ns	
Serial Data in Set Up Time	t_{SDS}	0		0		0		ns	
Serial Data in Hold Time	t_{SDH}	15		20		25			
SERIAL INPUT (Write) Enable Set Up Time	t_{SWS}	0		0		0		ns	
SERIAL INPUT (Write) Enable Hold Time	t_{SWH}	20		35		45		ns	
SERIAL INPUT (Write) Disable Set Up Time	t_{SWIS}	0		0		0		ns	
SERIAL INPUT (Write) Disable Hold Time	t_{SWIH}	20		35		45		ns	



MULTIPORT DRAM

DRAM READ CYCLE




DRAM EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED

DRAM MASKED WRITE CYCLE




DRAM READ-WRITE CYCLE
(READ-MODIFY-WRITE CYCLE and LATE-WRITE CYCLE)




NOTE 1: If $\overline{ME/WE}$ is LOW, a MASKED WRITE cycle will be performed.

▨ DON'T CARE
▩ UNDEFINED

DRAM PAGE-MODE READ CYCLE



DRAM PAGE-MODE EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED


NOTE: If ME/WE is LOW, a MASKED WRITE cycle will be performed.

MULTIPORT DRAM


**DRAM PAGE-MODE READ-WRITE CYCLE
(READ-MODIFY-WRITE CYCLE)**




**RAS ONLY REFRESH CYCLE
($\overline{ME/WE}$ = Don't Care)**




CAS-BEFORE-RAS REFRESH CYCLE
 ($A_0 - A_7$ and $\overline{ME}/\overline{WE}$ are Don't Care.)



HIDDEN REFRESH CYCLE




 DON'T CARE
 UNDEFINED

NOTE: A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{ME}/\overline{WE} = \text{LOW}$ (when \overline{CAS} goes LOW) and $\overline{TR}/\overline{OE} = \text{HIGH}$.

**DRAM-TO-SAM TRANSFER
(READ TRANSFER)**

(When part was previously in the SERIAL INPUT mode.)




MULTI-PORT DRAM

NOTE 1: There must be no rising edges on the SC input during this time.


**SAM-TO-DRAM TRANSFER
(WRITE TRANSFER)**
(When part was previously in the SERIAL INPUT mode.)

MULTIPORT DRAM



- NOTE 1:** If \overline{SE} is LOW, the SAM data will be transferred to the DRAM.
If \overline{SE} is HIGH, the SAM data will not be transferred to the DRAM (SERIAL INPUT MODE ENABLE cycle).
- NOTE 2:** \overline{SE} must be LOW to input new serial data, but the serial address register is incremented by SC regardless of \overline{SE} .
- NOTE 3:** There must be no rising edges on the SC input during this time.

SAM-TO-DRAM TRANSFER
(WRITE TRANSFER or PSEUDO WRITE TRANSFER)
 (When part was previously in the SERIAL OUTPUT mode.)




NOTE 1: If \overline{SE} is LOW, the SAM data will be transferred to the DRAM.

If \overline{SE} is HIGH, the SAM data will not be transferred to the DRAM (SERIAL INPUT MODE ENABLE cycle).


NOTE 2: \overline{SE} must be LOW to input new serial data, but the serial address register is incremented by SC regardless of \overline{SE} .



NOTE 3: There must be no rising edges on the SC input during this time.

SAM SERIAL INPUT



SAM SERIAL OUTPUT



 DON'T CARE
 UNDEFINED

MULTIPORT DRAM

VRAM

128K x 8 DRAM with 256 x 8 SAM

FEATURES

- Industry standard pin-out timing, and functions
- High performance CMOS silicon gate process
- Single +5V \pm 10% power supply
- Inputs and outputs are fully TTL and CMOS compatible
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- 512 cycle refresh within 8ms
- Optional FAST PAGE MODE access cycles
- Dual port organization: 128K x 8 DRAM port
256 x 8 SAM port
- No refresh required for Serial Access Memory
- Low power: 5mW standby; 200mW active, typical
- Fast access times – 80ns random, 25ns serial

SPECIAL FUNCTIONS

- JEDEC Standard Function set
- PERSISTENT MASK WRITE
- SPLIT READ TRANSFER
- Serial Input
- ALTERNATE WRITE TRANSFER
- BLOCK WRITE

OPTIONS

- Timing (DRAM, SAM)
80ns, 25ns
100ns, 30ns
120ns, 35ns
150ns, 40ns

MARKING

-8
-10
-12
-15


GENERAL DESCRIPTION

The MT42C8128 is a high speed, dual port CMOS dynamic random access memory (DPDRAM) containing 1,048,576 bits. They can be accessed either by an eight bit wide DRAM port or by a 256 x 8 bit serial access memory (SAM) port. Data can be transferred bidirectionally between the DRAM and the SAM.

Eight 256 bit data registers make up the serial access memory portion of the DPDRAM. Data I/O and internal data transfer is accomplished using three separate bidirectional data paths; the eight bit random access I/O port, the eight internal 256 bit wide paths between the DRAM and the SAM, and the eight bit serial I/O port for the SAM. The rest of the circuitry consists of the control, timing, and address decoding logic.

Each of the ports may be operated asynchronously and

PIN ASSIGNMENT (Top View)



MULTIPORT DRAM

independently of the other except when data is being transferred internally between them. As with all DRAMs, the DPDRAM must be refreshed to maintain data. The refresh cycles must be timed so that all 512 combinations of $\overline{\text{RAS}}$ addresses are executed at least every 8ms (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity. An internal transfer between the DRAM and the SAM counts as a refresh cycle. The SAM portion of the DPDRAM is fully static and does not require any refresh.

The operation and control of the MT42C8128 is compatible with the operation of the MT42C4064 (64Kx4) Video RAM. However, the MT42C8128 offers several additional functions which may be used to increase system performance or ease critical timing requirements. These "special functions" are described in detail in the following section.




Figure 1
MT42C8128 BLOCK DIAGRAM

MULTIPOINT DRAM

PIN DESCRIPTIONS

DIP/SOJ PIN NUMBER(S)	ZIP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
1		SC	Input	Serial Clock: Clock input to the serial address counter for the SAM registers.
6		TR/OE	Input	Transfer Enable: Enables an internal TRANSFER operation at RAS (H → L), or Output Enable: Enables the DRAM output buffers when taken LOW after RAS goes LOW (CAS must also be LOW), otherwise the output buffers are in a high impedance state.
12		ME/WE	Input	Mask Enable: If ME/WE is LOW at the falling edge of RAS, a MASKED WRITE cycle is performed, or Write Enable: ME/WE is also used to select a READ (ME/WE = H) or WRITE (ME/WE = L) cycle when accessing the DRAM. This includes a READ TRANSFER (ME/WE = H) or WRITE TRANSFER (ME/WE = L).
35		SE	Input	Serial Port Enable: SE enables the serial I/O buffers and allows a serial READ or WRITE operation to occur, otherwise the output buffers are in a high impedance state. SE is also used during a WRITE TRANSFER operation to indicate whether a WRITE TRANSFER or a SERIAL INPUT MODE ENABLE cycle is performed.
29		DSF	Input	Special Function Select: DSF is used to indicate which special functions (Block Write, Masked Write vs. Persistent Masked Write, etc.) are used on a particular access cycle.
14		RAS	Input	Row Address Strobe: RAS is used to clock in the 9 row address bits and as a strobe for the ME/WE, TR/OE, DSF and DQ inputs.
27		CAS	Input	Column Address Strobe: CAS is used to clock in the 9 column address bits, enable the DRAM output buffers (along with TR/OE), and as a strobe for the DSF input.
16, 17, 18 19, 21, 22 23, 24, 25		A0 to A8	Input	Address Inputs: For the DRAM operation, these inputs are multiplexed and clocked by RAS and CAS to select 8 bits out of the 128K x 8 available. During TRANSFER operations, A0 to A8 indicate the DRAM row being accessed (when RAS goes LOW) and the SAM start address (when CAS goes LOW).
7, 8, 9, 10, 31 32, 33, 34		DQ1 - DQ8	Input/ Output	DRAM Data I/O inputs for MASK DATA REGISTER and COLOR REGISTER load cycles, and ADDRESS MASK inputs for BLOCK WRITE.
2, 3, 4, 5, 36 37, 38, 39		SDQ1 - SDQ8	Input/ Output	Serial Data I/O: Input, Output, or high impedance.
26		QSF	Output	Split SAM Status: QSF indicates which half of the SAM is being accessed when the Split SAM Transfer mode is being used.
28		NC	—	No Connect - This pin should be either left unconnected or tied to ground.
11, 20		Vcc	Supply	Power Supply: +5 Volts 10%
30, 40		Vss	Supply	Ground

FUNCTIONAL DESCRIPTION

The MT42C8128 can be divided into three functional blocks (see Figure 1); the DRAM, the transfer circuitry, and the serial access memory (SAM). All of the operations described below are also shown in the AC Timing Diagrams section of this data sheet as well as summarized in the Truth Table.

Note: For dual function pins, the function that is not being discussed will be surrounded by parentheses. For example, when discussing transfer operations the $\overline{\text{TR}}/\overline{\text{OE}}$ pin will be shown as $\overline{\text{TR}}(\overline{\text{OE}})$.

DRAM OPERATION

DRAM REFRESH

Like any DRAM based memory, the MT42C8128 Video RAM must be refreshed to retain data. All 512 row address combinations must be accessed within 8ms. The MT42C8128 supports $\overline{\text{CAS-BEFORE-RAS}}$, $\overline{\text{RAS ONLY}}$ and $\overline{\text{HIDDEN}}$ types of refresh cycles.

For the $\overline{\text{CAS-BEFORE-RAS}}$ refresh mode, the row addresses are generated and stored in an internal address counter. The user need not supply any address data and simply must perform 512 $\overline{\text{CAS-BEFORE-RAS}}$ cycles within the 8ms time period.

The refresh address must be generated externally and applied to A0-A8 inputs for $\overline{\text{RAS ONLY}}$ refresh cycles. The DQ I/O pins remain in a high -Z state for both the $\overline{\text{RAS ONLY}}$ and $\overline{\text{CAS-BEFORE-RAS}}$ refresh cycles.

$\overline{\text{HIDDEN}}$ refresh cycles are performed by toggling $\overline{\text{RAS}}$ (and keeping $\overline{\text{CAS}}$ LOW) after a READ or WRITE cycle. This performs $\overline{\text{CAS-BEFORE-RAS}}$ refresh cycles but does not disturb the DQ lines.

Any DRAM READ, WRITE, or TRANSFER cycle also refreshes the DRAM row that is being accessed. The SAM portion of the MT42C8128 does not require any refreshing.

DRAM READ AND WRITE CYCLES

The DRAM portion of the DPDRAM is nearly identical to standard 256K x 4 DRAMs. However, because several of the DRAM control pins are used for additional functions

on this part, several conditions that were undefined or "don't care" states for the DRAM are specified for the DPDRAM. These conditions are highlighted in the following discussion. In addition, the DPDRAM has several special functions that can be used when writing to the DRAM.

The 17 address bits that are used to select eight memory bits from the 131,077 x 8 available are latched into the chip using the A0-A8, $\overline{\text{RAS}}$, and $\overline{\text{CAS}}$ inputs. First, the 9 row address bits are set-up on the address inputs and clocked into the part when $\overline{\text{RAS}}$ transitions from HIGH to LOW. Next, the 8 column address bits are set-up on the address inputs and clocked in when $\overline{\text{CAS}}$ goes from HIGH to LOW.

For single port DRAMs, the $\overline{\text{OE}}$ pin is a "don't care" when $\overline{\text{RAS}}$ goes LOW. For the DPDRAM, $\overline{\text{TR}}/\overline{\text{OE}}$ is used, when $\overline{\text{RAS}}$ goes LOW, to select between DRAM and TRANSFER cycles. $\overline{\text{TR}}/\overline{\text{OE}}$ must be HIGH at the $\overline{\text{RAS}}$ HIGH to LOW transition for all DRAM operations (except $\overline{\text{CAS-BEFORE-RAS}}$ refresh).

If $(\overline{\text{ME}})/\overline{\text{WE}}$ is HIGH when $\overline{\text{CAS}}$ goes LOW, a DRAM READ operation is performed and the data from the memory cells selected will appear at the DQ1-DQ8 port. The $\overline{\text{TR}}/\overline{\text{OE}}$ input must transition from HIGH to LOW sometime after $\overline{\text{RAS}}$ falls to enable the DRAM output port.

For single port normal DRAMs, $\overline{\text{WE}}$ is a "don't care" when $\overline{\text{RAS}}$ goes LOW. For the DPDRAM, $(\overline{\text{ME}})/\overline{\text{WE}}$ is used, when $\overline{\text{RAS}}$ goes LOW, to select between a MASKED WRITE cycle and a normal WRITE cycle. If $(\overline{\text{ME}})/\overline{\text{WE}}$ is LOW at the $\overline{\text{RAS}}$ HIGH to LOW transition, a MASKED WRITE operation is selected. For any DRAM access cycle (READ or WRITE), $(\overline{\text{ME}})/\overline{\text{WE}}$ must be HIGH at the $\overline{\text{RAS}}$ HIGH to LOW transition. If $(\overline{\text{ME}})/\overline{\text{WE}}$ is LOW when $\overline{\text{CAS}}$ goes LOW, a DRAM WRITE operation is performed and the data present on the DQ1-DQ8 data port will be written into the selected memory cells.

The DPDRAM can perform all the normal DRAM cycles including READ, EARLY-WRITE, LATE-WRITE, READ-MODIFY-WRITE, PAGE-MODE READ, PAGE-MODE WRITE, and PAGE-MODE READ-MODIFY-WRITE. Refer to the AC timing parameters and diagrams in the data sheet for more details on these operations.




Figure 2
NON-PERSISTENT MASKED WRITE EXAMPLE

DON'T CARE
 UNDEFINED

NON-PERSISTENT MASKED WRITE

The MASKED WRITE feature eliminates the need to do a READ-MODIFY-WRITE cycle when changing only certain bits within an eight bit word. The MT42C8128 supports two types of MASKED WRITE cycles, NON-PERSISTENT MASKED WRITE and PERSISTENT MASKED WRITE.

If $\overline{ME}/\overline{WE}$ is LOW and DSF is LOW at the \overline{RAS} HIGH to LOW transition, the data (mask data) present on the DQ1-DQ8 inputs will be written into the mask data register. The mask data acts as an individual write enable for each of the four DQ1-DQ8 pins. If a LOW (logic 0) is written to a mask data register bit, the input port for that bit is disabled during the following WRITE operation and no new data will be written to that DRAM cell location. A

HIGH (logic 1) on a mask data register bit enables the input port and allows normal WRITE operation to proceed. Note that \overline{CAS} is still HIGH. When \overline{CAS} goes LOW, the bits present on the DQ1-DQ8 inputs will be either written to the DRAM (if the mask data bit was HIGH) or ignored (if the mask data bit was LOW). The DRAM contents that correspond to the masked bits will not be changed during the WRITE cycle. When using NON-PERSISTENT MASKED WRITE, the data present on the DQ inputs is loaded into the mask data register at the falling edge of \overline{RAS} . FAST PAGE MODE can be used with NON-PERSISTENT MASKED WRITE to write several column locations. The same mask is used during the entire FAST PAGE \overline{RAS} cycle. An example of NON-PERSISTENT MASKED WRITE cycle is shown in Figure 2.




Figure 3
PERSISTENT MASKED WRITE EXAMPLE

PERSISTENT MASKED WRITE

The PERSISTENT MASKED WRITE feature eliminates the need to rewrite the mask data before each MASKED WRITE cycle if the same mask data is being used repeatedly. To initiate a PERSISTENT MASKED WRITE, a LOAD MASK REGISTER cycle is performed by taking $\overline{ME}/\overline{WE}$ HIGH and DSF HIGH when \overline{RAS} goes LOW. The mask data is loaded into the internal register when \overline{CAS} goes LOW. Mask data may also be loaded into the mask register by performing a NON-PERSISTENT MASKED WRITE cycle before the PERSISTENT MASKED WRITE cycles.

PERSISTENT MASKED WRITE cycles can then be performed by simply taking $\overline{ME}/(\overline{WE})$ LOW and DSF HIGH

when \overline{RAS} goes LOW. The contents of the mask data register will then be used as the mask data for the DRAM inputs. Unlike the NON-PERSISTENT MASKED WRITE cycle, the data present on the DQ inputs is not loaded into the mask register when \overline{RAS} falls. Another PERSISTENT MASKED WRITE cycle can be performed without having to reload the mask data register. Figure 3 shows the LOAD MASK REGISTER and PERSISTENT MASKED WRITE cycle operation. The LOAD MASK REGISTER and PERSISTENT MASKED WRITE cycles allow controllers that cannot put data out at \overline{RAS} time to perform MASKED WRITES. PERSISTENT MASKED WRITE can be performed during FAST PAGE MODE cycles.




Figure 4
BLOCK WRITE EXAMPLE

BLOCK WRITE

If DSF is LOW when $\overline{\text{CAS}}$ goes LOW, the MT42C8128 will perform a BLOCK WRITE cycle instead of a normal WRITE cycle. In BLOCK WRITE cycles, the contents of the color register are directly written to eight adjacent column locations (see Figure 4). The color register must be loaded prior to beginning BLOCK WRITE cycles (see LOAD COLOR REGISTER).

The ROW is addressed as in a normal DRAM WRITE cycle, however when $\overline{\text{CAS}}$ goes LOW only the A2-A7 inputs are used. A2-A7 specify the "block" of four adjacent column locations that will be accessed. The DQ inputs (DQ1, 3, 5, and 7) are then used to determine what combination of the eight column locations will be changed. The table on this page illustrates how each of the DQ inputs is used to selectively enable or disable individual column locations within the block. The write enable controls are

active HIGH; a logic 1 enables the WRITE function and a logic 0 disables the WRITE function.

The contents of the color register will then be written to the column locations enabled. Each DQ location of the color register is written to the four column locations (or any of the four that are enabled) in the corresponding DQ bit plane.

INPUTS	Address Controlled	
	A0	A1
DQ1	0	0
DQ3	1	0
DQ5	0	1
DQ7	1	1

NON-PERSISTENT MASKED BLOCK WRITE

The MASKED WRITE functions can also be used during BLOCK WRITE cycles. NON-PERSISTENT MASKED BLOCK WRITE operates exactly like the normal NON-PERSISTENT MASKED WRITE except the mask is now applied to four column locations instead of just one column location.

Like NON-PERSISTENT MASKED WRITE, the combination of $\overline{ME}/(\overline{WE})$ LOW and DSF LOW when \overline{CAS} goes LOW initiates the NON-PERSISTENT MASKED BLOCK WRITE. By using both the column mask input and the MASKED WRITE function, any combination of the four bit planes can be masked and any combination of the four column locations can be masked.

PERSISTENT MASKED BLOCK WRITE

This cycle is also performed exactly like the normal PERSISTENT MASKED WRITE except that DSF is HIGH when \overline{CAS} goes LOW to indicate the BLOCK WRITE function. Both the mask data register and the color register must be loaded with the appropriate data prior to starting a PERSISTENT MASKED BLOCK WRITE.

LOAD MASK DATA REGISTER

The LOAD MASK DATA REGISTER operation and timing are identical to a normal WRITE cycle except that DSF is HIGH when \overline{RAS} goes LOW. As shown in the Truth Table, the combination of $\overline{TR}/(\overline{OE})$, $\overline{ME}/(\overline{WE})$, and DSF

being HIGH when \overline{RAS} goes LOW indicates the cycle is a REGISTER load cycle. DSF is used when \overline{CAS} goes LOW to select the register to be loaded and must be LOW for a LOAD MASK DATA REGISTER cycle. The data present on the DQ lines will then be written to the mask data register.

Note: For a normal DRAM WRITE cycle, the mask data register is disabled but not modified. The contents of the mask data register will not be changed unless a NON-PERSISTENT MASKED WRITE cycle or a LOAD MASK DATA REGISTER cycle is performed.

The ROW address supplied will be refreshed, but it is not necessary to provide any particular ROW address. The COLUMN address inputs are ignored during a LOAD MASK DATA REGISTER cycle.

The mask data register contents are used during PERSISTENT MASKED WRITE and PERSISTENT MASKED BLOCK WRITE cycles to selectively enable writes to the eight DQ planes.

LOAD COLOR REGISTER

A LOAD COLOR REGISTER cycle is identical to the LOAD MASK REGISTER cycle except DSF is HIGH when \overline{CAS} goes LOW. The contents of the color register are retained until changed by another LOAD COLOR REGISTER cycle (or the part loses power) and are used as data inputs during BLOCK WRITE cycles.


TRANSFER OPERATIONS

TRANSFER operations are initiated when $\overline{TR}/(\overline{OE})$ is LOW then \overline{RAS} goes LOW. The state of $(\overline{ME})/\overline{WE}$ when \overline{RAS} goes LOW indicates the direction of the TRANSFER, and DSF is used to select between NORMAL TRANSFER cycles and SPLIT READ TRANSFER and ALTERNATE WRITE TRANSFER cycles. Each of the TRANSFER cycles available are described below.

READ TRANSFER (DRAM-TO-SAM TRANSFER)

If $(\overline{ME})/\overline{WE}$ is HIGH and DSF is LOW when \overline{RAS} goes LOW, a READ TRANSFER cycle is selected. The row address bits indicate the eight 256 bit DRAM rows that are to be transferred to the eight SAM data registers and the

column address bits indicate the start address (or Tap point) of the next serial output cycle from the SAM data registers. To complete the TRANSFER, $\overline{TR}/(\overline{OE})$ is taken HIGH while \overline{RAS} and \overline{CAS} are still LOW. The rising edge of $\overline{TR}/(\overline{OE})$ must occur between the rising edges of successive clocks on the SC input (refer to the AC Timing Diagrams). The 2048 bits of DRAM data are then written into the SAM data registers and the serial shift start address is stored in an internal 8 bit register. If \overline{SE} is LOW, the first bits of the new row data will appear at the serial outputs with the next SC clock pulse. \overline{SE} enables the serial outputs and may be either HIGH or LOW during this operation. Performing a READ TRANSFER cycle sets the direction of the SAM I/O buffers to the output mode.



(NORMAL) READ TRANSFER

FROM: ROW 0
TO: FULL SAM
SAM I/O IS SET TO OUTPUT MODE AND SERIAL OUTPUT FROM LOWER SAM BEGINS

SPLIT READ TRANSFER

FROM: ROW 0
TO: UPPER SAM
SERIAL OUTPUT FROM LOWER SAM CONTINUES (QSF GOES LOW)

SERIAL OUTPUT SWITCHES FROM LOWER SAM TO UPPER SAM (QSF GOES HIGH)

SPLIT READ TRANSFER

FROM: ROW 1
TO: LOWER SAM
SERIAL OUTPUT FROM UPPER SAM CONTINUES (QSF REMAINS HIGH)

▨ DON'T CARE
▩ UNDEFINED

Figure 5
TYPICAL SPLIT READ TRANSFER INITIATION SEQUENCE

SPLIT READ TRANSFER (SPLIT DRAM-TO-SAM TRANSFER)

The SPLIT READ TRANSFER cycle eliminates the critical transfer timing required to maintain a continuous serial output data stream. When using normal TRANSFER cycles, the READ TRANSFER cycle had to occur immediately after the last bit of "old data" was clocked out the SAM port.

When using the SPLIT TRANSFER mode, the SAM is divided into an upper half and a lower half. While data is being serially read from one half of the SAM, new DRAM data can be transferred to the other half. The transfer can occur at any time while the other half is sending data and need not be synchronized with the SC clock.

The $\overline{TR}/(\overline{OE})$ timing is also relaxed for SPLIT TRANSFER cycles. The rising edge of $\overline{TR}/(\overline{OE})$ is not used to complete the TRANSFER cycle and therefore is independent of the rising edges of \overline{RAS} or \overline{CAS} . The transfer timing is generated internally for SPLIT TRANSFER cycles.

SPLIT TRANSFERS do not change the SAM I/O direction. A normal, or non-split, READ TRANSFER cycle must precede any sequence of SPLIT READ TRANSFER cycles to put the SAM I/O in the output mode and provide a SAM access (which half) reference. Then SPLIT READ TRANSFERS can be initiated by taking DSF HIGH when \overline{RAS} goes LOW during the TRANSFER cycle. As in non-split transfers, the row address is used to specify the DRAM row to be transferred. The most significant column address, A7, is used to select which SAM half accepts the transfer (1=upper half, 0=lower half). The remainder of the column address bits determine the starting address (Tap) for the SAM half selected by A7.

Figure 5 shows a typical SPLIT READ TRANSFER initiation sequence. The normal READ TRANSFER is first performed, followed by a SPLIT READ TRANSFER of the same row to the upper half of the SAM. The purpose of the SPLIT TRANSFER of the same data is to initiate the split SAM operating mode and enable the QSF output. Serial access continues, and when the SAM address counter reaches 128 (A7=1, A0-A6=0) the QSF output goes HIGH.

Since the serial access has now switched to the upper SAM, new data can now be transferred to the lower SAM. This sequence of waiting for the state of QSF to change and then transferring new data to the SAM half that is not being accessed can now be repeated. For example, the next step in Figure 5 would be to wait until QSF went LOW (indicating that row 1 data is shifting out the lower SAM) and then transferring the upper half of row 1 to the upper SAM.

WRITE TRANSFER (SAM-TO-DRAM TRANSFER)

The operation of the WRITE TRANSFER function is identical to the READ TRANSFER FUNCTION described previously except $\overline{ME}/\overline{WE}$ and \overline{SE} must be LOW when \overline{RAS} goes LOW. The row address indicates the DRAM row that the SAM data registers will be written to and the column address (SSA or Tap) indicates the starting address of the next SERIAL INPUT cycle for the SAM data registers. A WRITE TRANSFER does not change the SAM I/O direction.

PSUEDO WRITE TRANSFER (SERIAL INPUT MODE ENABLE)

The PSUEDO WRITE TRANSFER cycle is used to change the direction of SAM port from output to input without performing a WRITE TRANSFER cycle. A PSUEDO WRITE TRANSFER cycle is a WRITE TRANSFER cycle with \overline{SE} held HIGH instead of LOW. The DRAM data will not be disturbed and the SAM will be ready to accept input data.

ALTERNATE WRITE TRANSFER (SAM-TO-DRAM TRANSFER)

The operation of the ALTERNATE WRITE TRANSFER is identical to the WRITE TRANSFER except that the DSF pin is taken HIGH, with $\overline{ME}/\overline{WE}$ LOW, allowing \overline{SE} to be a "don't care." This allows the outputs to be disabled using \overline{SE} during a WRITE TRANSFER cycle.

TRUTH TABLE

CODE	FUNCTION	RAS FALLING EDGE						CAS FALL	A0 - A8 ¹	CAS A6-X	DOT1 - DO8 ²	REGISTERS	
		CAS	TR / OE	WE / WE	DSF	SE	DSF					RAS	RAS
DRAM OPERATIONS													
CRR	CAS BEFORE RAS REFRESH	0	X	1	X	X	X	X	—	X	—	X	X
ROB	RAS ONLY REFRESH	1	1	X	X	X	—	ROW	—	X	—	X	X
RW	NORMAL DRAM READ OR WRITE	1	1	1	0	X	0	ROW	COLUMN	X	VALID DATA	X	X
RWNM	NON-PERSISTENT (LOAD AND USE) MASKED WRITE TO DRAM	1	1	0	0	X	0	ROW	COLUMN	WRITE MASK	VALID DATA	LOAD & USE	X
RWOM	PERSISTENT (USE REGISTER) MASKED WRITE TO DRAM	1	1	0	1	X	0	ROW	COLUMN	X	VALID DATA	USE	X
BW	BLOCK WRITE TO DRAM (NO DATA MASK)	1	1	1	0	X	1	ROW	COLUMN (A2 - A7)	X	COLUMN MASK	X	USE
BWNM	NON-PERSISTENT (LOAD & USE) MASKED BLOCK WRITE TO DRAM	1	1	0	0	X	1	ROW	COLUMN (A2 - A7)	WRITE MASK	COLUMN MASK	LOAD & USE	USE
BWOM	PERSISTENT (USE MASKED REGISTER)	1	1	0	1	X	1	ROW	COLUMN	X	COLUMN	USE	USE
REGISTER OPERATIONS													
LMR	LOAD MASK REGISTER	1	1	1	1	X	0	ROW*	X	X	WRITE MASK	LOAD	X
LGR	LOAD COLOR REGISTER	1	1	1	1	X	1	ROW*	X	X	COLOR DATA	LOAD	
TRANSFER OPERATIONS													
RT	READ TRANSFER (DRAM-TO-SAM TRANSFER)	1	0	1	0	X	X	ROW	SSA ⁴ (TAP)	X	X	X	X
SRT	SPLIT READ TRANSFER (SPLIT DRAM-TO-SAM TRANSFER)	1	0	1	1	X	X	ROW	SSA ⁴ (TAP)	X	X	X	X
WT	WRITE TRANSFER (SAM-TO-DRAM TRANSFER)	1	0	0	0	0	X	ROW	SSA ⁴ (TAP)	X	X	X	X
PWT	PSEUDO WRITE TRANSFER (SERIAL INPUT MODE ENABLE)	1	0	0	0	1	X	ROW*	SSA ⁴ (TAP)	X	X	X	X
AWT	ALTERNATE WRITE TRANSFER (SAM-TO-DRAM TRANSFER)	1	0	0	1	X	X	ROW	SSA ⁴ (TAP)	X	X	X	X

- NOTES:
- These columns show what must be present on the A0-A8 inputs when RAS falls and when CAS falls.
 - These columns show what must be present on the DO1-DO8 inputs when RAS falls and when CAS falls.
 - On WRITE cycles, the input data is latched at the falling edge of CAS or MEWE, whichever is later. Similarly, on READ cycles, the output data is latched at the falling edge of CAS or TRIOE, whichever is later.
 - The ROW that is addressed will be refreshed, but no particular ROW address is required.
 - SSA = SAM Starting Address or Tap Point. This is the first SAM location that the next SC cycle will access.

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{cc} supply relative to V_{ss} -1.0V to +7.0V
 Operating Temperature, T_a(Ambient) 0°C to +70°C
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1 Watt
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{cc}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{cc} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1

DC ELECTRICAL CHARACTERISTICS

(Notes 3, 4, 5) (0°C ≤ T_A ≤ 70°C, V_{cc} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
INPUT LEAKAGE CURRENT (any input (0V ≤ V _{IN} ≤ V _{cc}), all other pins not under test = 0 volts).	I _L	-10	10	μA	
OUTPUT LEAKAGE CURRENT (DQ, SDQ disabled, 0V ≤ V _{OUT} ≤ V _{cc}).	I _{oz}	-10	10	μA	
OUTPUT LEVELS					
Output High voltage (I _{out} = -2.5mA)	V _{OH}	2.4		V	
Output Low voltage (I _{out} = 2.5mA)	V _{OL}		0.4	V	1

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A ₀ -A ₈	C _{I1}		5	pF	2
Input Capacitance $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{ME/WE}}$, $\overline{\text{TR/OE}}$, SC, $\overline{\text{SE}}$, DSF	C _{I2}		7	pF	2
Output Capacitance: DQ, SDQ, QSF	C _O		7	pF	2

CURRENT DRAIN, SAM IN STANDBY(Notes 2, 3) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

PARAMETER/CONDITION	SYMBOL	MAX				UNITS	NOTES
		-8	-10	-12	-15		
OPERATING CURRENT ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling; $T_{RC} = T_{RC(MIN)}$)	lcc1	90	80	70	70	mA	3, 4
OPERATING CURRENT: PAGE MODE ($\overline{\text{RAS}} = V_{IL}$, $\overline{\text{CAS}} = \text{CYCLING}$; $T_{PC} = T_{PC(MIN)}$)	lcc2	70	60	50	50	mA	
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$ after 8 $\overline{\text{RAS}}$ cycles min).	lcc3	5	5	5	5	mA	3
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{CC} - 0.2\text{V}$ after 8 $\overline{\text{RAS}}$ cycles min. All other inputs at $V_{CC} - 0.2\text{V}$ or $V_{SS} + 0.2$).	lcc4	1	1	1	1	mA	3,4
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY ($\overline{\text{RAS}} = \text{Cycling}$; $\overline{\text{CAS}} = V_{IH}$).	lcc5	90	80	60	60	mA	25
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ ($\overline{\text{RAS}}$ and $\overline{\text{CAS}} = \text{Cycling}$).	lcc6	80	70	60	60	mA	3
SAM/DRAM DATA TRANSFER	lcc7	90	80	75	75	mA	

CURRENT DRAIN, SAM ACTIVE ($t_{SC} = \text{MIN}$)(Notes 2, 3) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

PARAMETER/CONDITION	SYMBOL	MAX				UNITS	NOTES
		-8	-10	-12	-15		
OPERATING CURRENT ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling; $T_{RC} = T_{RC(MIN)}$)	lcc8	115	110	100	100	mA	3, 4
OPERATING CURRENT: PAGE MODE ($\overline{\text{RAS}} = V_{IL}$, $\overline{\text{CAS}} = \text{CYCLING}$; $T_{PC} = T_{PC(MIN)}$)	lcc9	95	90	85	85	mA	
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$ after 8 $\overline{\text{RAS}}$ cycles min).	lcc10	30	30	30	30	mA	3
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{CC} - 0.2\text{V}$ after 8 $\overline{\text{RAS}}$ cycles min. All other inputs at $V_{CC} - 0.2\text{V}$ or $V_{SS} + 0.2$).	lcc11	25	25	25	25	mA	3,4
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY ($\overline{\text{RAS}} = \text{Cycling}$; $\overline{\text{CAS}} = V_{IH}$).	lcc12	115	110	100	100	mA	25
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ ($\overline{\text{RAS}}$ and $\overline{\text{CAS}} = \text{Cycling}$).	lcc13	105	100	95	95	mA	3
SAM/DRAM DATA TRANSFER	lcc14	115	110	100	100	mA	

DRAM TIMING PARAMETERS

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t_{RC}	160		190		220		260		ns	
READ-MODIFY-WRITE cycle time	t_{RWC}	215		220		295		330		ns	
PAGE-MODE READ or WRITE cycle time	t_{PC}	45		55		70		85		ns	
Access time from $\overline{\text{RAS}}$	t_{RAC}		80		100		120		150	ns	14
Access time from $\overline{\text{CAS}}$	t_{CAC}		20		25		30		45	ns	15
Access time from $(\overline{\text{TR}})/\overline{\text{OE}}$	t_{OE}		20		25		30		45	ns	
Access time from column address	t_{AA}		40		50		60		70	ns	
Access time from $\overline{\text{CAS}}$ precharge	t_{CPA}		40		50		60		70	ns	
$\overline{\text{RAS}}$ pulse width	t_{RAS}	80	10,000	100	10,000	120	10,000	150	10,000	ns	
$\overline{\text{RAS}}$ pulse width (PAGE MODE)	t_{RASP}	80	100,000	100	100,000	120	100,000	150	100,000	ns	
$\overline{\text{RAS}}$ hold time	t_{RSH}	25		25		35		45		ns	
$\overline{\text{RAS}}$ precharge time	t_{RP}	70		80		90		100		ns	
$\overline{\text{CAS}}$ pulse width	t_{CAS}	20	10,000	25	10,000	35	10,000	45	10,000	ns	
$\overline{\text{CAS}}$ hold time	t_{CSH}	80		100		120		150		ns	
$\overline{\text{CAS}}$ precharge time	t_{CPN}	15		15		20		25		ns	16
$\overline{\text{CAS}}$ precharge time (PAGE MODE)	t_{CP}	10		10		15		20		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t_{RCD}	20	60	25	75	25	90	25	105	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t_{CRP}	5		5		10		10		ns	
Row address set-up time	t_{ASR}	0		0		0		0		ns	
Row address hold time	t_{RAH}	12		15		15		15		ns	
$\overline{\text{RAS}}$ to column address delay time	t_{RAD}	17	40	20	50	25	60	25	70	ns	18
Column address set-up time	t_{ASC}	0		0		0		0		ns	
Column address hold time	t_{CAH}	20		20		25		25		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$)	t_{AR}	60		70		85		95		ns	
Column address to $\overline{\text{RAS}}$ lead time	t_{RAL}	40		50		60		70		ns	
Read command set-up time	t_{RCS}	0		0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	t_{RCH}	0		0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	t_{RRH}	0		0		0		0		ns	19
$\overline{\text{CAS}}$ to output in low-Z	t_{CLZ}	0		0		0		0		ns	
Output buffer turn-off delay	t_{OFF}	0	20	0	20	0	35	0	35	ns	20
Output Disable	t_{OD}		20		20		35		35	ns	

DRAM TIMING PARAMETERS (Continued)

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command set-up time	t^{WCS}	0		0		0		0		ns	21
Write command hold time	t^{WCH}	15		20		25		30		ns	
Write command hold time (referenced to RAS)	t^{WCR}	60		75		85		90		ns	
Write command pulse width	t^{WP}	15		20		25		30		ns	
Write command to RAS lead time	t^{RWL}	25		25		30		35		ns	
Write command to CAS lead time	t^{CWL}	25		25		30		35		ns	
Data-in set-up time	t^{DS}	0		0		0		0		ns	22
Data-in hold time	t^{DH}	20		20		25		25		ns	22
Data-in hold time (referenced to RAS)	t^{DHR}	60		75		90		100		ns	
RAS to WE delay time	t^{RWD}	110		130		160		185		ns	21
Column address to WE delay time	t^{AWD}	70		80		100		120		ns	21
CAS to WE delay time	t^{CWD}	55		65		75		85		ns	21
Transition time (rise or fall)	t^{T}	3	50	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	t^{REF}		8		8		8		8	ms	
RAS to CAS Precharge time	t^{RPC}	0		0		0		0		ns	
CAS set-up time (CAS-BEFORE-RAS refresh)	t^{CSR}	10		10		10		10		ns	5
CAS hold time (CAS-BEFORE-RAS refresh)	t^{CHR}	30		30		30		40		ns	5
ME/WE to RAS set-up time	t^{WSR}	0		0		0		0		ns	
ME/WE to RAS hold time	t^{RWH}	10		10		10		15		ns	
Mask Data to RAS set-up time	t^{MS}	0		0		0		0		ns	
Mask Data to RAS hold time	t^{MH}	10		15		15		20		ns	

NOTES

- All voltages referenced to V_{SS} .
- This parameter is sampled. Capacitance is calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$.
- I_{CC} is dependent on cycle rates.
- I_{CC} is dependent on output loading. Specified values are obtained with minimum cycle time and the output open.
- Enables on-chip refresh and address counters.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
- An initial pause of $100\mu s$ is required after power-up followed by any 8 \overline{RAS} cycles before proper device operation is assured. The 8 \overline{RAS} cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
- AC characteristics assume $t_T = 5ns$.
- V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
- In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- If $\overline{CAS} = V_{IH}$, DRAM data output (DQ1-DQ8) is high impedance.
- If $\overline{CAS} = V_{IL}$, DRAM data output (DQ1-DQ8) may contain data from the last valid READ cycle.
- DRAM output timing measured with a load equivalent to 2 TTL gates and 100pF.
- Assumes that $t_{RCD} < t_{RCD}(\max)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
- If \overline{CAS} is LOW at the falling edge of \overline{RAS} , DQ will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
- Operation within the $t_{RCD}(\max)$ limit ensures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
- Operation within the $t_{RAD}(\max)$ limit ensures that $t_{RCD}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled exclusively by t_{AA} .
- Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
- $t_{OFF}(\max)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
- t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD}(\min)$, $t_{AWD} \geq t_{AWD}(\min)$ and $t_{CWD} \geq t_{CWD}(\min)$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
- These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and $\overline{WE}/\overline{WE}$ leading edge in late WRITE or READ-WRITE cycles.
- During a READ cycle, if $\overline{TR}/\overline{OE}$ is LOW then taken HIGH, DQ goes open.
- A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE}/\overline{WE} = \text{LOW}$ and $\overline{TR}/\overline{OE} = \text{HIGH}$.
- SAM output timing is measured with a load equivalent to 2 TTL gate and 30pF.
- TRANSFER command means that $\overline{TR}/\overline{OE}$ is LOW when \overline{RAS} goes LOW.
- NON-TRANSFER command means that $\overline{TR}/\overline{OE}$ is HIGH when \overline{RAS} goes LOW.

TRANSFER AND MODE CONTROL TIMING PARAMETERS
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
(Notes 3, 4, 5, 17, 25) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS	SYM	-8		-10		-12		-15		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
TRANSFER Command to RAS Set Up Time	t_{TLS}	0		0		0		0		ns	26
Transfer Command to RAS Hold Time	t_{TLH}	10	10,000	10	10,000	10	10,000	15	10,000	ns	
TRANSFER Command to RAS Hold Time (REAL-TIME READ TRANSFER only)	t_{RTH}	70	10,000	80	10,000	90	10,000	100	10,000	ns	26
TRANSFER Command to CAS Hold Time (REAL-TIME READ TRANSFER only)	t_{CTH}	20		25		30		35		ns	26
TRANSFER Command to Column Address Hold Time (For REAL-TIME READ TRANSFER only)	t_{ATH}	25		30		35		40		ns	
TRANSFER Command to SC Lead Time	t_{TSL}	5		5		5		10		ns	26
TRANSFER Command to RAS Lead Time	t_{TRL}	10		10		10		10		ns	26
TRANSFER Command to RAS Delay Time	t_{TRD}	15		15		15		20		ns	26
TRANSFER Command to CAS Time	t_{TCL}	10		10		10		10		ns	26
TRANSFER Command to CAS Delay Time	t_{TCD}	15		15		15		20		ns	26
First SC edge to TRANSFER Command Delay Time	t_{TSD}	10		10		10		20		ns	26
Serial Output Buffer Turn Off Delay from RAS	t_{SDZ}	10	35	10	40	10	50	10	60	ns	
SC to RAS Set Up Time	t_{SRS}	30		35		40		45		ns	
RAS to SC Delay Time	t_{SRD}	20		25		30		35		ns	
Serial Data Input to SE Delay Time	t_{SZE}	0		0		0		0		ns	
RAS to SD Buffer Turn On Time	t_{SRO}	0		0		0		0		ns	
Serial Data Input Delay from RAS	t_{SDD}	45		50		55		60		ns	
Serial Data Input to RAS Delay Time	t_{SZS}	0		0		0		0		ns	
Serial Input Mode Enable (SE) to RAS Set Up Time	t_{ESR}	0		0		0		0		ns	
Serial Input Mode Enable (SE) to RAS Hold Time	t_{REH}	10		10		10		15		ns	
NON-TRANSFER Command to RAS Set Up Time	t_{YS}	0		0		0		0		ns	27
NON-TRANSFER Command to RAS Hold Time	t_{YH}	10		10		10		10		ns	27
DSF to RAS Set Up Time	t_{FSR}	0		0		0		0		ns	
DSF to RAS Hold Time	t_{RFH}	10		15		15		20		ns	
DSF to RAS Hold Time	t_{FHR}	60		65		70		75		ns	
DSF to CAS Set-up Time	t_{FSC}	0		0		0		0		ns	
DSF to CAS Hold Time	t_{CFH}	15		20		20		25		ns	
SC to QSF Delay Time	t_{SQD}		25		30		35		40	ns	
SPLIT TRANSFER Set Up Time	t_{STS}	30		35		40		45		ns	
SPLIT TRANSFER Hold Time	t_{STH}	30		35		40		45		ns	
TR/OE to QSF Delay Time	t_{TQD}		25		30		35		40	ns	
CAS to QSF Delay Time	t_{CQD}		35		40		45		50	ns	


SAM TIMING PARAMETERS

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes 3, 4, 5, 17, 25) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Serial Clock Cycle Time	t_{SC}	25		30		35		40		ns	
Access Time from SC	t_{SAC}		25		30		35		40	ns	
SC Precharge Time (SC Low Time)	t_{SP}	10		10		12		15		ns	
SC Pulse Width (SC High Time)	t_{SAS}	10		10		12		15		ns	
Access Time from \overline{SE}	t_{SEA}		20		25		30		40	ns	
\overline{SE} Precharge Time	t_{SEP}	15		15		15		20		ns	
\overline{SE} Pulse Width	t_{SE}	15		15		15		20		ns	
Serial Data Out Hold Time after SC High	t_{SOH}	5		10		10		10		ns	
Serial Output Buffer Turn Off Delay from \overline{SE}	t_{SEZ}	0	15	0	15	0	25	0	30	ns	
Serial Data in Set Up Time	t_{SDS}	0		0		0		0		ns	
Serial Data in Hold Time	t_{SDH}	20		20		20		25			
SERIAL INPUT (Write) Enable Set Up Time	t_{SWS}	0		0		0		0		ns	
SERIAL INPUT (Write) Enable Hold Time	t_{SWH}	25		30		35		45		ns	
SERIAL INPUT (Write) Disable Set Up Time	t_{SWIS}	0		0		0		0		ns	
SERIAL INPUT (Write) Disable Hold Time	t_{SWIH}	25		30		35		45		ns	

DRAM READ CYCLE




MULTI-PORT DRAM

WRITE CYCLE FUNCTION TABLE

LOGIC STATES					FUNCTION
RAS Falling Edge			CAS Falling Edge		
A ME/WE	B DSF	C DQ (Input)	D DSF	E DQ (Input)	
1	0	X	0	DRAM Data	Normal DRAM WRITE (or READ)
0	0	Write Mask	0	DRAM Data (Masked)	Non-Persistent (Load and Use) Masked Write to DRAM
0	1	X	0	DRAM Data (Masked)	Persistent (Use Register) Masked Write to DRAM
1	0	X	1	Column Mask	Block Write to DRAM (No Data Mask)
0	0	Write Mask	1	Column Mask	Non-Persistent (Load and Use) Masked Block Write to DRAM
0	1	X	1	Column Mask	Persistent (Use Register) Masked Block Write to DRAM
1	1	X	0	Write Mask	Load Mask Data Register
1	1	X	1	Color Data	Load Color Register

NOTE: Refer to this function table to determine the logic states of A, B, C, D, and E for the WRITE cycle timing diagrams on the following pages.

DRAM EARLY-WRITE CYCLE




MULTI-PORT DRAM

DON'T CARE
 UNDEFINED

NOTE: The Logic states of "A", "B", "C", "D", and "E" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.


DRAM LATE-WRITE CYCLE



NOTE 1: The Logic states of "A", "B", "C", "D", and "E" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.

NOTE 2: The Column Mask data for a BLOCK WRITE cycle must be valid at the falling edge of \overline{CAS} , regardless of the level of $\overline{ME/WE}$. See the BLOCK WRITE cycle timing diagram.


DRAM BLOCK-WRITE CYCLE



MULTIPORT DRAM


NOTE: The Logic states of "A", "B", "C", and "E" determine the type of BLOCK WRITE operation performed. See the Write Cycle Function Table for a detailed description.

**DRAM READ-WRITE CYCLE
(READ-MODIFY-WRITE CYCLE)**



NOTE: The Logic states of "A", "B", "C", "D", and "E" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.


DRAM PAGE-MODE READ CYCLE



MULTI-PORT DRAM

NOTE: WRITE cycles or READ-MODIFY-WRITE cycles can be mixed with READ cycles while in PAGE-MODE. Use the Write Function Table to determine the proper DSF state for the desired WRITE operation.

**DRAM PAGE-MODE READ-WRITE CYCLE
(PAGE-MODE READ-MODIFY-WRITE CYCLE)**






MULTI-PORT DRAM

NOTE 1: READ or WRITE cycles can be mixed with READ-MODIFY-WRITE cycles while in PAGE-MODE. Use the Write Function Table to determine the proper DSF state for the desired WRITE operation.

NOTE 2: The Logic states of "A", "B" and "C" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.


DRAM RAS ONLY REFRESH CYCLE
(ADDR = A0-A8)



 DON'T CARE
 UNDEFINED

MULTIPORT DRAM


CAS-BEFORE-RAS REFRESH CYCLE



MULTIPORT DRAM

▨ DON'T CARE
▩ UNDEFINED


DRAM HIDDEN REFRESH CYCLE



MULTIPORT DRAM

NOTE: A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{ME/WE} = \text{LOW}$ (when \overline{CAS} goes LOW) and $\overline{TR/OE} = \text{HIGH}$.


**READ TRANSFER
(DRAM-TO-SAM TRANSFER)**
(When part was previously in the SERIAL INPUT mode.)



NOTE 1: There must be no rising edges on the SC input during this time period.

▨ DON'T CARE
▩ UNDEFINED

**SPLIT READ TRANSFER
(SPLIT DRAM-TO-SAM TRANSFER)**




MULTIPORT DRAM

NOTE 1: QSF = 0 when the Lower SAM (bits 0–127) is being accessed.
 QSF = 1 when the Upper SAM (bits 128–255) is being accessed.

 DON'T CARE
 UNDEFINED

**WRITE TRANSFER
(SAM-TO-DRAM TRANSFER)**
(When part was previously in the SERIAL INPUT mode.)




MULTIPORT DRAM

▨ DON'T CARE
▩ UNDEFINED


- NOTE 1:** If \overline{SE} is LOW, the SAM data will be transferred to the DRAM.
If \overline{SE} is HIGH, the SAM data will not be transferred to the DRAM (SERIAL INPUT MODE ENABLE cycle).
- NOTE 2:** \overline{SE} must be LOW to input new serial data, but the serial address register is incremented by SC regardless of \overline{SE} .
- NOTE 3:** There must be no rising edges on the SC input during this time period.

**WRITE TRANSFER and PSEUDO WRITE TRANSFER
(SAM-TO-DRAM TRANSFER)**
(When part was previously in the SERIAL OUTPUT mode.)



- NOTE 1:** If \overline{SE} is LOW, the SAM data will be transferred to the DRAM.
If \overline{SE} is HIGH, the SAM data will not be transferred to the DRAM (SERIAL INPUT MODE ENABLE cycle).
- NOTE 2:** \overline{SE} must be LOW to input new serial data, but the serial address register is incremented by SC regardless of \overline{SE} .
- NOTE 3:** There must be no rising edges on the SC input during this time period.

ALTERNATE WRITE TRANSFER
(SAM-TO-DRAM TRANSFER)




NOTE 1: \overline{SE} must be LOW to input new serial data, but the serial address register is incremented by SC regardless of \overline{SE} .


NOTE 2: There must be no rising edges on the SC input during this time period.



▨ DON'T CARE
▩ UNDEFINED

SAM SERIAL INPUT



SAM SERIAL OUTPUT



 DON'T CARE
 UNDEFINED

MULTIPORT DRAM

VRAM

256K x 4 DRAM with 512 x 4 SAM

FEATURES

- Industry standard pin-out, timing and functions
- High performance CMOS silicon gate process
- Single +5V $\pm 10\%$ power supply
- Inputs and outputs are fully TTL and CMOS compatible
- Refresh modes: \overline{RAS} ONLY, \overline{CAS} -BEFORE- \overline{RAS} , and HIDDEN
- 512 cycle refresh within 8ms
- Optional FAST PAGE MODE access cycles
- Dual port organization: 256K x 4 DRAM port
512 x 4 SAM port
- No refresh required for Serial Access Memory
- Low power: 5mW standby; 200mW active, typical
- Fast access times - 80ns random, 25ns serial

SPECIAL FUNCTIONS

- JEDEC Standard Function set
- PERSISTENT MASK WRITE
- SPLIT READ TRANSFER
- ALTERNATE WRITE TRANSFER
- BLOCK WRITE

OPTIONS

- Timing (DRAM, SAM)
- | | |
|-------------|-----|
| 80ns, 25ns | -8 |
| 100ns, 30ns | -10 |
| 120ns, 35ns | -12 |
| 150ns, 40ns | -15 |

MARKING


-8
-10
-12
-15

GENERAL DESCRIPTION

The MT42C4256 is a high speed, dual port CMOS dynamic random access memory (DPDRAM) containing 1,048,576 bits. They can be accessed either by a four bit wide DRAM port or by a 512 x 4 bit serial access memory (SAM) port. Data can be transferred bidirectionally between the DRAM and the SAM.

The DRAM portion of the DPDRAM is functionally identical to the MT4C4256 (256K x 4) bit DRAM. Four 512 bit data registers make up the serial access memory portion of the DPDRAM. Data I/O and internal data transfer is accomplished using three separate bidirectional data paths; the four bit random access I/O port, the four internal 512 bit wide paths between the DRAM and the SAM, and the four bit serial I/O port for the SAM. The rest of the circuitry consists of the control, timing, and address decoding logic.

PIN ASSIGNMENT (Top View)



MULTIPORT DRAM

Each of the ports may be operated asynchronously and independently of the other except when data is being transferred internally between them. As with all DRAMs, the DPDRAM must be refreshed to maintain data. The refresh cycles must be timed so that all 512 combinations of \overline{RAS} addresses are executed at least every 8ms (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity. An internal transfer between the DRAM and the SAM counts as a refresh cycle. The SAM portion of the DPDRAM is fully static and does not require any refresh.

The operation and control of the MT42C4256 is compatible with (and can be identical to) the operation of the MT42C4064 (64Kx4) Video RAM. However, the MT42C4256 offers several additional functions which may be used to increase system performance or ease critical timing requirements. These "special functions" are described in detail in the following section.




Figure 1
MT42C4256 BLOCK DIAGRAM

MULTI-PORT DRAM

PIN DESCRIPTIONS

DIP/SQJ PIN NUMBER(S)	ZIP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
1	8	SC	Input	Serial Clock: Clock input to the serial address counter for the SAM registers.
4	11	TR/OE	Input	Transfer Enable: Enables an internal TRANSFER operation at \overline{RAS} (H \rightarrow L), or Output Enable: Enables the DRAM output buffers when taken LOW after \overline{RAS} goes LOW (\overline{CAS} must also be LOW), otherwise the output buffers are in a high impedance state.
7	14	$\overline{ME/WE}$	Input	Mask Enable: If $\overline{ME/WE}$ is LOW at the falling edge of \overline{RAS} a MASKED WRITE cycle is performed, or Write Enable: $\overline{ME/WE}$ is also used to select a READ ($\overline{ME/WE} = H$) or WRITE ($\overline{ME/WE} = L$) cycle when accessing the DRAM. This includes a READ TRANSFER ($\overline{ME/WE} = H$) or WRITE TRANSFER ($\overline{ME/WE} = L$).
25	4	\overline{SE}	Input	Serial Port Enable: \overline{SE} enables the serial I/O buffers and allows a serial READ or WRITE operation to occur, otherwise the output buffers are in a high impedance state. \overline{SE} is also used during a WRITE TRANSFER operation to indicate whether a WRITE TRANSFER or a SERIAL INPUT MODE ENABLE cycle is performed.
22	1	DSF	Input	Special Function Select: DSF is used to indicate which special functions (Block Write, Masked Write vs. Persistent Masked Write, etc.) are used on a particular access cycle.
9	16	\overline{RAS}	Input	Row Address Strobe: \overline{RAS} is used to clock in the 9 Row address bits and as a strobe for the $\overline{ME/WE}$, TR/OE, DSF, and DQ inputs.
21	28	\overline{CAS}	Input	Column Address Strobe: \overline{CAS} is used to clock in the 9 column address bits, enable the DRAM output buffers (along with TR/OE), and as a strobe for the DSF input.
19, 18, 17, 16, 13, 12, 11, 15, 10	26, 25, 24, 23, 20, 19, 18, 22, 17	A0 to A8	Input	Address Inputs: For the DRAM operation, these inputs are multiplexed and clocked by \overline{RAS} and \overline{CAS} to select 4 bits out of the 256K x 4 available. During TRANSFER operations, A0 to A8 indicate the DRAM row being accessed (when \overline{RAS} goes LOW) and the SAM start address (when \overline{CAS} goes LOW).
5, 6, 23, 24	12, 13, 2, 3	DQ1 - DQ4	Input/ Output	DRAM Data I/O inputs for MASK DATA REGISTER and COLOR REGISTER load cycles, and ADDRESS MASK inputs for BLOCK WRITE.
2, 3, 26, 27	9, 10, 5, 6	SDQ1 - SDQ4	Input/ Output	Serial Data I/O: Input, Output, or high impedance.
20	27	QSF	Output	Split SAM Status: QSF indicates which half of the SAM is being accessed when the Split SAM Transfer mode is being used.
8	15	NC	–	No Connect - This pin should be either left unconnected or tied to ground.
14	21	Vcc	Supply	Power Supply: +5 Volts $\pm 10\%$
28	7	Vss	Supply	Ground

FUNCTIONAL DESCRIPTION

The MT42C4256 can be divided into three functional blocks (see Figure 1); the DRAM, the transfer circuitry, and the serial access memory (SAM). All of the operations described below are also shown in the AC Timing Diagrams section of this data sheet as well as summarized in the Truth Table.

Note: *For dual function pins, the function that is not being discussed will be surrounded by parentheses. For example, when discussing transfer operations the $\overline{TR}/\overline{OE}$ pin will be shown as $\overline{TR}/(\overline{OE})$.*

DRAM OPERATION

DRAM REFRESH

Like any DRAM based memory, the MT42C4256 Video RAM must be refreshed to retain data. All 512 row address combinations must be accessed within 8ms. The MT42C4256 supports \overline{CAS} -BEFORE- \overline{RAS} , \overline{RAS} ONLY and HIDDEN types of refresh cycles.

For the \overline{CAS} -BEFORE- \overline{RAS} refresh mode, the row addresses are generated and stored in an internal address counter. The user need not supply any address data and simply must perform 512 \overline{CAS} -BEFORE- \overline{RAS} cycles within the 8ms time period.

The refresh address must be generated externally and applied to A0-A8 inputs for \overline{RAS} ONLY refresh cycles. The DQ I/O pins remain in a high -Z state for both the \overline{RAS} ONLY and \overline{CAS} -BEFORE- \overline{RAS} refresh cycles.

HIDDEN refresh cycles are performed by toggling \overline{RAS} (and keeping \overline{CAS} LOW) after a READ or WRITE cycle. This performs \overline{CAS} -BEFORE- \overline{RAS} refresh cycles but does not disturb the DQ lines.

Any DRAM READ, WRITE, or TRANSFER cycle also refreshes the DRAM row that is being accessed. The SAM portion of the MT42C4256 does not require any refreshing.

DRAM READ AND WRITE CYCLES

The DRAM portion of the DPDRAM is nearly identical to standard 256K x 4 DRAMs. However, because several of the DRAM control pins are used for additional functions

on this part, several conditions that were undefined or "don't care" states for the DRAM are specified for the DPDRAM. These conditions are highlighted in the following discussion. In addition, the DPDRAM has several special functions that can be used when writing to the DRAM.

The 18 address bits that are used to select four memory bits from the 262,144 x 4 available are latched into the chip using the A0-A8, \overline{RAS} and \overline{CAS} inputs. First, the 9 row address bits are set-up on the address inputs and clocked into the part when \overline{RAS} transitions from HIGH to LOW. Next, the 9 column address bits are set-up on the address inputs and clocked in when \overline{CAS} goes from HIGH to LOW.

For single port DRAMs, the \overline{OE} pin is a "don't care" when \overline{RAS} goes LOW. For the DPDRAM, $(\overline{TR})/\overline{OE}$ is used, when \overline{RAS} goes LOW, to select between DRAM and TRANSFER cycles. $(\overline{TR})/\overline{OE}$ must be HIGH at the \overline{RAS} HIGH to LOW transition for all DRAM operations (except \overline{CAS} -BEFORE- \overline{RAS} refresh).

If $(\overline{ME})/\overline{WE}$ is HIGH when \overline{CAS} goes LOW, a DRAM READ operation is performed and the data from the memory cells selected will appear at the DQ1-DQ4 port. The $(\overline{TR})/\overline{OE}$ input must transition from HIGH to LOW sometime after \overline{RAS} falls to enable the DRAM output port.

For single port normal DRAMs, \overline{WE} is a "don't care" when \overline{RAS} goes LOW. For the DPDRAM, $(\overline{ME})/\overline{WE}$ is used, when \overline{RAS} goes LOW, to select between a MASKED WRITE cycle and a normal WRITE cycle. If $(\overline{ME})/\overline{WE}$ is LOW at the \overline{RAS} HIGH to LOW transition, a MASKED WRITE operation is selected. For any DRAM access cycle (READ or WRITE), $(\overline{ME})/\overline{WE}$ must be HIGH at the \overline{RAS} HIGH to LOW transition. If $(\overline{ME})/\overline{WE}$ is LOW when \overline{CAS} goes LOW, a DRAM WRITE operation is performed and the data present on the DQ1-DQ4 data port will be written into the selected memory cells.

The DPDRAM can perform all the normal DRAM cycles including READ, EARLY-WRITE, LATE-WRITE, READ-MODIFY-WRITE, PAGE-MODE READ, PAGE-MODE WRITE, and PAGE-MODE READ-MODIFY-WRITE. Refer to the AC timing parameters and diagrams in the data sheet for more details on these operations.




Figure 2
NON-PERSISTENT MASKED WRITE EXAMPLE

NON-PERSISTENT MASKED WRITE

The MASKED WRITE feature eliminates the need to do a READ-MODIFY-WRITE cycle when changing only certain bits within a four bit word. The MT42C4256 supports two types of MASKED WRITE cycles, NON-PERSISTENT MASKED WRITE and PERSISTENT MASKED WRITE.

If $\overline{ME}/(\overline{WE})$ is LOW and DSF is LOW at the \overline{RAS} HIGH to LOW transition, the data (mask data) present on the DQ1-DQ4 inputs will be written into the mask data register. The mask data acts as an individual write enable for each of the four DQ1-DQ4 pins. If a LOW (logic 0) is written to a mask data register bit, the input port for that bit is disabled during the following WRITE operation and no new data will be written to that DRAM cell location. A HIGH (logic 1) on a mask data register bit enables the input

port and allows normal WRITE operation to proceed. Note that \overline{CAS} is still HIGH. When \overline{CAS} goes LOW, the bits present on the DQ1-DQ4 inputs will be either written to the DRAM (if the mask data bit was HIGH) or ignored (if the mask data bit was LOW). The DRAM contents that correspond to the masked bits will not be changed during the WRITE cycle. When using NON-PERSISTENT MASKED WRITE, the data present on the DQ inputs is loaded into the mask data register at the falling edge of \overline{RAS} . FAST PAGE MODE can be used with NON-PERSISTENT MASKED WRITE to write several column locations. The same mask is used during the entire FAST PAGE \overline{RAS} cycle. An example of NON-PERSISTENT MASKED WRITE cycle is shown in Figure 2.




Figure 3
PERSISTENT MASKED WRITE EXAMPLE

PERSISTENT MASKED WRITE

The PERSISTENT MASKED WRITE feature eliminates the need to rewrite the mask data before each MASKED WRITE cycle if the same mask data is being used repeatedly. To initiate a PERSISTENT MASKED WRITE, a LOAD MASK REGISTER cycle is performed by taking $\overline{ME/WE}$ HIGH and DSF HIGH when \overline{RAS} goes LOW. The mask data is loaded into the internal register when \overline{CAS} goes LOW. Mask data may also be loaded into the mask register before the PERSISTENT MASKED WRITE cycles.

PERSISTENT MASKED WRITE cycles can then be performed by simply taking $\overline{ME/WE}$ LOW and DSF HIGH

when \overline{RAS} goes LOW. The contents of the mask data register will then be used as the mask data for the DRAM inputs. Unlike the NON-PERSISTENT MASKED WRITE cycle, the data present on the DQ inputs is not loaded into the mask register when \overline{RAS} falls. Another PERSISTENT MASKED WRITE cycle can be performed without having to reload the mask data register. Figure 3 shows the LOAD MASK REGISTER and PERSISTENT MASKED WRITE cycle operation. The LOAD MASK REGISTER and PERSISTENT MASKED WRITE cycles allow controllers that cannot put data out at \overline{RAS} time to perform MASKED WRITES. PERSISTENT MASKED WRITE can be performed during FAST PAGE MODE cycles.




Figure 4
BLOCK WRITE EXAMPLE

BLOCK WRITE

If DSF is LOW when \overline{CAS} goes LOW, the MT42C4256 will perform a BLOCK WRITE cycle instead of a normal WRITE cycle. In BLOCK WRITE cycles, the contents of the color register are directly written to four adjacent column locations (see Figure 4). The color register must be loaded prior to beginning BLOCK WRITE cycles (see LOAD COLOR REGISTER).

The ROW is addressed as in a normal DRAM WRITE cycle, however when \overline{CAS} goes LOW only the A2-A8 inputs are used. A2-A8 specify the "block" of four adjacent column locations that will be accessed. The DQ inputs are then used to determine what combination of the four

column locations will be changed. DQ1 acts as a write enable for column location A0=0, A1=0; DQ2 controls column location A0=1, A1=0; DQ3 controls A0=0, A1=1; and DQ4 controls A0=1, A1=1. The write enable controls are active HIGH; a logic 1 enables and a logic 0 disables the WRITE function.

The contents of the color register will then be written to the column locations enabled. Each DQ location of the color register is written to the four column locations (or any of the four that are enabled) in the corresponding DQ bit plane.

NON-PERSISTENT MASKED BLOCK WRITE

The MASKED WRITE functions can also be used during BLOCK WRITE cycles. NON-PERSISTENT MASKED BLOCK WRITE operates exactly like the normal NON-PERSISTENT MASKED WRITE except the mask is now applied to four column locations instead of just one column location.

Like NON-PERSISTENT MASKED WRITE, the combination of $\overline{ME}/(\overline{WE})$ LOW and DSF LOW when \overline{CAS} goes LOW initiates the NON-PERSISTENT MASKED BLOCK WRITE. By using both the column mask input and the MASKED WRITE function, any combination of the four bit planes can be masked and any combination of the four column locations can be masked.

PERSISTENT MASKED BLOCK WRITE

This cycle is also performed exactly like the normal PERSISTENT MASKED WRITE except that DSF is HIGH when \overline{CAS} goes LOW to indicate the BLOCK WRITE function. Both the mask data register and the color register must be loaded with the appropriate data prior to starting a PERSISTENT MASKED BLOCK WRITE.

LOAD MASK DATA REGISTER

The LOAD MASK DATA REGISTER operation and timing are identical to a normal WRITE cycle except that DSF is HIGH when \overline{RAS} goes LOW. As shown in the Truth

Table, the combination of $\overline{TR}/(\overline{OE})$, $\overline{ME}/(\overline{WE})$, and DSF being HIGH when \overline{RAS} goes LOW indicates the cycle is a REGISTER load cycle. DSF is used when \overline{CAS} goes LOW to select the register to be loaded and must be LOW for a LOAD MASK DATA REGISTER cycle. The data present on the DQ lines will then be written to the mask data register.

Note: For a normal DRAM WRITE cycle, the mask data register is disabled but not modified. The contents of mask data register will not be changed unless a NON-PERSISTENT MASKED WRITE cycle or a LOAD MASK DATA REGISTER cycle is performed.

The row address supplied will be refreshed, but it is not necessary to provide any particular row address. The column address inputs are ignored during a LOAD MASK DATA REGISTER cycle.

The mask data register contents are used during PERSISTENT MASKED WRITE and PERSISTENT MASKED BLOCK WRITE cycles to selectively enable writes to the four DQ planes.

LOAD COLOR REGISTER

A LOAD COLOR REGISTER cycle is identical to the LOAD MASK REGISTER cycle except DSF is HIGH when \overline{CAS} goes LOW. The contents of the color register are retained until changed by another LOAD COLOR REGISTER cycle (or the part loses power) and are used as data inputs during BLOCK WRITE cycles.


TRANSFER OPERATIONS

TRANSFER operations are initiated when $\overline{TR}/(\overline{OE})$ is LOW then \overline{RAS} goes LOW. The state of $(\overline{ME})/\overline{WE}$ when \overline{RAS} goes LOW indicates the direction of the TRANSFER, and DSF is used to select between NORMAL TRANSFER, SPLIT READ TRANSFER, and ALTERNATE WRITE TRANSFER cycles. Each of the TRANSFER cycles available are described below.

READ TRANSFER (DRAM-TO-SAM TRANSFER)

If $(\overline{ME})/\overline{WE}$ is HIGH and DSF is LOW when \overline{RAS} goes LOW, a READ TRANSFER cycle is selected. The row address bits indicate the four 512 bit DRAM rows that are to be transferred to the four SAM data registers and the

column address bits indicate the start address (or Tap point) of the next serial output cycle from the SAM data registers. To complete the TRANSFER, $\overline{TR}/(\overline{OE})$ is taken HIGH while \overline{RAS} and \overline{CAS} are still LOW. The rising edge of $\overline{TR}/(\overline{OE})$ must occur between the rising edges of successive clocks on the SC input (refer to the AC Timing Diagrams). The 2048 bits of DRAM data are then written into the SAM data registers and the serial shift start address is stored in an internal 9 bit register. If \overline{SE} is LOW, the first bits of the new row data will appear at the serial outputs with the next SC clock pulse. \overline{SE} enables the serial outputs and may be either HIGH or LOW during this operation. Performing a READ TRANSFER cycle sets the direction of the SAM I/O buffers to the output mode.



(NORMAL) READ TRANSFER

FROM: ROW 0
 TO: FULL SAM
 SAM I/O IS SET TO OUTPUT
 MODE AND SERIAL OUTPUT
 FROM LOWER SAM BEGINS

SPLIT READ TRANSFER

FROM: ROW 0
 TO: UPPER SAM
 SERIAL OUTPUT FROM
 LOWER SAM CONTINUES
 (QSF GOES LOW)

SERIAL OUTPUT
 SWITCHES FROM
 LOWER SAM TO
 UPPER SAM (QSF
 GOES HIGH)

SPLIT READ TRANSFER

FROM: ROW 1
 TO: LOWER SAM
 SERIAL OUTPUT FROM
 UPPER SAM CONTINUES
 (QSF REMAINS HIGH)

DON'T CARE
 UNDEFINED

Figure 5
TYPICAL SPLIT READ TRANSFER INITIATION SEQUENCE

SPLIT READ TRANSFER (SPLIT DRAM-TO-SAM TRANSFER)

The SPLIT READ TRANSFER cycle eliminates the critical transfer timing required to maintain a continuous serial output data stream. When using normal TRANSFER cycles, the READ TRANSFER cycle had to occur immediately after the last bit of "old data" was clocked out the SAM port.

When using the SPLIT TRANSFER mode, the SAM is divided into an upper half and a lower half. While data is being serially read from one half of the SAM, new DRAM data can be transferred to the other half. The transfer can occur at any time while the other half is sending data and need not be synchronized with the SC clock.

The $\overline{TR}/(\overline{OE})$ timing is also relaxed for SPLIT TRANSFER cycles. The rising edge of $\overline{TR}/(\overline{OE})$ is not used to complete the TRANSFER cycle and therefore is independent of the rising edges of \overline{RAS} or \overline{CAS} . The transfer timing is generated internally for SPLIT TRANSFER cycles.

SPLIT TRANSFERS do not change the SAM I/O direction. A normal, or non-split, READ TRANSFER cycle must precede any sequence of SPLIT READ TRANSFER cycles to put the SAM I/O in the output mode and provide a SAM access (which half) reference. Then SPLIT READ TRANSFERS can be initiated by taking DSF HIGH when \overline{RAS} goes LOW during the TRANSFER cycle. As in non-split transfers, the row address is used to specify the DRAM row to be transferred. The most significant column address, A8, is used to select which SAM half accepts the transfer (1=upper half, 0=lower half). The remainder of the column address bits determine the starting address (Tap) for the SAM half selected by A8.

Figure 5 shows a typical SPLIT READ TRANSFER initiation sequence. The normal READ TRANSFER is first performed, followed by a SPLIT READ TRANSFER of the same row to the upper half of the SAM. The purpose of the SPLIT TRANSFER of the same data is to initiate the split SAM operating mode and enable the QSF output. Serial access continues, and when the SAM address counter reaches 256 (A8=1, A0-A7=0) the QSF output goes HIGH.

Since the serial access has now switched to the upper SAM, new data can now be transferred to the lower SAM. This sequence of waiting for the state of QSF to change and then transferring new data to the SAM half that is not being accessed can now be repeated. For example, the next step in Figure 5 would be to wait until QSF went LOW (indicating that row 1 data is shifting out the lower SAM) and then transferring the upper half of row 1 to the upper SAM.

WRITE TRANSFER (SAM-TO-DRAM TRANSFER)

The operation of the WRITE TRANSFER function is identical to the READ TRANSFER FUNCTION described previously except $\overline{ME}/\overline{WE}$ and \overline{SE} must be LOW when \overline{RAS} goes LOW. The row address indicates the DRAM row that the SAM data registers will be written to and the column address (SSA or Tap) indicates the starting address of the next SERIAL INPUT cycle for the SAM data registers. A WRITE TRANSFER does not change the SAM I/O direction.

PSEUDO WRITE TRANSFER (SERIAL INPUT MODE ENABLE)

The PSEUDO WRITE TRANSFER cycle is used to change the direction of SAM port from output to input without performing a WRITE TRANSFER cycle. A PSEUDO WRITE TRANSFER cycle is a WRITE TRANSFER cycle with \overline{SE} held HIGH instead of LOW. The DRAM data will not be disturbed and the SAM will be ready to accept input data.

ALTERNATE WRITE TRANSFER (SAM-TO-DRAM TRANSFER)

The operation of the ALTERNATE WRITE TRANSFER is identical to the WRITE TRANSFER except that the DSF pin is taken HIGH, with $\overline{ME}/\overline{WE}$ LOW, allowing \overline{SE} to be a "don't care." This allows the outputs to be disabled using \overline{SE} during a WRITE TRANSFER cycle.

MULTIPOINT DRAM

PRELIMINARY

MT42C4256

MICRON

TRUTH TABLE

CODE	FUNCTION	RAS FALLING EDGE						CAS FALL		A0 - A8 ¹			DQ1 - DQ4 ²			REGISTERS	
		CAS	TR/OE	ME/WE	DSF	SE	DSF	RAS	CAS	RAS	CAS ³	WRITE MASK	VALID DATA	LOAD & USE	COLOR		
DRAM OPERATIONS																	
CBR	CAS BEFORE RAS REFRESH ⁴	0	X	1	X	X	X	X	—	X	—	X	X	X	X		
ROR	RAS ONLY REFRESH	1	1	X	X	X	—	ROW	—	X	X	—	X	X	X		
RW	NORMAL DRAM READ OR WRITE	1	1	1	1	0	X	ROW	COLUMN	X	X	VALID DATA	X	X	X		
RWNM	NON-PERSISTENT (LOAD AND USE) MASKED WRITE TO DRAM	1	1	0	0	X	0	ROW	COLUMN	X		WRITE MASK	VALID DATA	LOAD & USE	X		
RWCM	PERSISTENT (USE REGISTER) MASKED WRITE TO DRAM	1	1	0	1	X	0	ROW	COLUMN	X	X	VALID DATA	USE	X			
BW	BLOCK WRITE TO DRAM (NO DATA MASK)	1	1	1	0	X	1	ROW	COLUMN	X	X	COLUMN MASK	COLUMN	X			
BWNM	NON-PERSISTENT (LOAD & USE) MASKED BLOCK WRITE TO DRAM	1	1	0	0	X	1	ROW	COLUMN	1		WRITE MASK	COLUMN MASK	LOAD & USE	USE		
BWCM	PERSISTENT (USE MASKED REGISTER)	1	1	0	1	X	1	ROW	COLUMN	X	X	COLUMN	USE	USE			
REGISTER OPERATIONS																	
LMR	LOAD MASK REGISTER	1	1	1	1	X	0	ROW ⁵	X	X	X	WRITE MASK	LOAD	X			
LCR	LOAD COLOR REGISTER	1	1	1	1	X	1	ROW ⁵	X	X	X	COLOR DATA	LOAD	LOAD			
TRANSFER OPERATIONS																	
RT	READ TRANSFER (DRAM-TO-SAM TRANSFER)	1	0	1	0	X	X	ROW	SSA ⁶ (TAP)	X	X	X	X	X			
SRT	SPLIT READ TRANSFER (SPLIT DRAM-TO-SAM TRANSFER)	1	0	1	1	X	X	ROW	SSA ⁶ (TAP)	X	X	X	X	X			
WT	WRITE TRANSFER (SAM-TO-DRAM TRANSFER)	1	0	0	0	X	0	ROW	SSA ⁶ (TAP)	X	X	X	X	X			
PWT	PSEUDO WRITE TRANSFER (SERIAL INPUT MODE ENABLE)	1	0	0	0	X	1	ROW ⁵	SSA ⁶ (TAP)	X	X	X	X	X			
AWT	ALTERNATE WRITE TRANSFER (SAM-TO-DRAM TRANSFER)	1	0	0	1	X	X	ROW	SSA ⁶ (TAP)	X	X	X	X	X			

- NOTES:
1. These columns show what must be present on the A0-A8 inputs when RAS falls and when CAS falls.
 2. These columns show what must be present on the DQ1-DQ4 inputs when RAS falls and when CAS falls.
 3. On WRITE cycles, the input data is latched at the falling edge of CAS or ME/WE, whichever is later. Similarly, on READ cycles, the output data is latched at the falling edge of CAS or TR/OE, whichever is later.
 4. The ROW that is addressed will be refreshed, but no particular ROW address is required.
 5. SSA = SAM Starting Address or Tap Point. This is the first SAM location that the next SC cycle will access.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Operating Temperature, Ta(Ambient) 0°C to +70°C
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1 Watt
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1

DC ELECTRICAL CHARACTERISTICS

(Notes 3, 4, 5) (0°C ≤ T_A ≤ 70°C, V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
INPUT LEAKAGE CURRENT (any input (0V ≤ V _{IN} ≤ V _{CC}), all other pins not under test = 0 volts).	I _L	-10	10	μA	
OUTPUT LEAKAGE CURRENT (DQ, SDQ disabled, 0V ≤ V _{OUT} ≤ V _{CC}).	I _{OZ}	-10	10	μA	
OUTPUT LEVELS					
Output High voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	
Output Low voltage (I _{OUT} = 5mA)	V _{OL}		0.4	V	1

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A8	C _{I1}		5	pF	2
Input Capacitance: \overline{RAS} , \overline{CAS} , $\overline{ME/WE}$, $\overline{TR/OE}$, \overline{SC} , \overline{SE} , \overline{DSF}	C _{I2}		7	pF	2
Output Capacitance: DQ, SDQ, QSF	C _O		7	pF	2

CURRENT DRAIN, SAM IN STANDBY(Notes 2, 3) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

PARAMETER/CONDITION	SYMBOL	MAX				UNITS	NOTES
		-8	-10	-12	-15		
OPERATING CURRENT ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling; $T_{RC} = T_{RC(MIN)}$)	lcc1	90	80	70	70	mA	3, 4
OPERATING CURRENT: PAGE MODE ($\overline{\text{RAS}} = V_{IL}$, $\overline{\text{CAS}} = \text{CYCLING}$; $T_{PC} = T_{PC(MIN)}$)	lcc2	70	60	50	50	mA	
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$ after 8 $\overline{\text{RAS}}$ cycles min).	lcc3	5	5	5	5	mA	3
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{CC} - 0.2\text{V}$ after 8 $\overline{\text{RAS}}$ cycles min. All other inputs at $V_{CC} - 0.2\text{V}$ or $V_{SS} + 0.2$).	lcc4	1	1	1	1	mA	3,4
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY ($\overline{\text{RAS}} = \text{Cycling}$; $\overline{\text{CAS}} = V_{IH}$).	lcc5	90	80	60	60	mA	25
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ ($\overline{\text{RAS}}$ and $\overline{\text{CAS}} = \text{Cycling}$).	lcc6	80	70	60	60	mA	3
SAM/DRAM DATA TRANSFER	lcc7	90	80	75	75	mA	

CURRENT DRAIN, SAM ACTIVE ($t_{SC} = \text{MIN}$)(Notes 2, 3) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

PARAMETER/CONDITION	SYMBOL	MAX				UNITS	NOTES
		-8	-10	-12	-15		
OPERATING CURRENT ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling; $T_{RC} = T_{RC(MIN)}$)	lcc8	115	110	100	100	mA	3, 4
OPERATING CURRENT: PAGE MODE ($\overline{\text{RAS}} = V_{IL}$, $\overline{\text{CAS}} = \text{CYCLING}$; $T_{PC} = T_{PC(MIN)}$)	lcc9	95	90	85	85	mA	
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$ after 8 $\overline{\text{RAS}}$ cycles min).	lcc10	30	30	30	30	mA	3
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{CC} - 0.2\text{V}$ after 8 $\overline{\text{RAS}}$ cycles min. All other inputs at $V_{CC} - 0.2\text{V}$ or $V_{SS} + 0.2$).	lcc11	25	25	25	25	mA	3,4
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY ($\overline{\text{RAS}} = \text{Cycling}$; $\overline{\text{CAS}} = V_{IH}$).	lcc12	115	110	100	100	mA	25
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ ($\overline{\text{RAS}}$ and $\overline{\text{CAS}} = \text{Cycling}$).	lcc13	105	100	95	95	mA	3
SAM/DRAM DATA TRANSFER	lcc14	115	110	100	100	mA	

DRAM TIMING PARAMETERS

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t_{RC}	160		190		220		260		ns	
READ-MODIFY-WRITE cycle time	t_{RWC}	215		220		295		330		ns	
PAGE-MODE READ or WRITE cycle time	t_{PC}	45		55		70		85		ns	
Access time from RAS	t_{RAC}		80		100		120		150	ns	14
Access time from CAS	t_{CAC}		20		25		30		45	ns	15
Access time from $(\overline{TR})/\overline{OE}$	t_{OE}		20		25		30		45	ns	
Access time from column address	t_{AA}		40		50		60		70	ns	
Access time from CAS precharge	t_{CPA}		40		50		60		70	ns	
RAS pulse width	t_{RAS}	80	10,000	100	10,000	120	10,000	150	10,000	ns	
RAS pulse width (PAGE MODE)	t_{RASP}	80	100,000	100	100,000	120	100,000	150	100,000	ns	
RAS hold time	t_{RSH}	25		25		35		45		ns	
RAS precharge time	t_{RP}	70		80		90		100		ns	
CAS pulse width	t_{CAS}	20	10,000	25	10,000	30	10,000	45	10,000	ns	
CAS hold time	t_{CSH}	80		100		120		150		ns	
CAS precharge time	t_{CPN}	15		15		20		25		ns	16
CAS precharge time (PAGE MODE)	t_{CP}	10		10		15		20		ns	
RAS to CAS delay time	t_{RCD}	20	60	20	75	25	90	25	105	ns	17
CAS to RAS precharge time	t_{CRP}	5		5		10		10		ns	
Row address set-up time	t_{ASR}	0		0		0		0		ns	
Row address hold time	t_{RAH}	12		15		15		15		ns	
RAS to column address delay time	t_{RAD}	17	40	20	50	25	60	25	70	ns	18
Column address set-up time	t_{ASC}	0		0		0		0		ns	
Column address hold time	t_{CAH}	20		20		25		25		ns	
Column address hold time (referenced to RAS)	t_{AR}	60		70		85		95		ns	
Column address to RAS lead time	t_{RAL}	40		50		60		70		ns	
Read command set-up time	t_{RCS}	0		0		0		0		ns	
Read command hold time (referenced to CAS)	t_{RCH}	0		0		0		0		ns	19
Read command hold time (referenced to RAS)	t_{RRH}	0		0		0		0		ns	19
CAS to output in low-Z	t_{CLZ}	0		0		0		0		ns	
Output buffer turn-off delay	t_{OFF}	0	20	0	20	0	35	0	35	ns	20
Output Disable	t_{OD}		20		20		35		35	ns	

DRAM TIMING PARAMETERS (Continued)

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS PARAMETER	SYM	-8		-10		-12		-15		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
Write command set-up time	t^1_{WCS}	0		0		0		0		ns	21
Write command hold time	t^1_{WCH}	15		20		25		30		ns	
Write command hold time (referenced to RAS)	t^1_{WCR}	60		75		85		90		ns	
Write command pulse width	t^1_{WP}	15		20		25		30		ns	
Write command to RAS lead time	t^1_{RWL}	25		25		30		35		ns	
Write command to CAS lead time	t^1_{CWL}	25		25		30		35		ns	
Data-in set-up time	t^1_{DS}	0		0		0		0		ns	22
Data-in hold time	t^1_{DH}	20		20		25		25		ns	22
Data-in hold time (referenced to RAS)	t^1_{DHR}	60		70		90		100		ns	
RAS to WE delay time	t^1_{RWD}	110		130		160		185		ns	21
Column address to WE delay time	t^1_{AWD}	70		80		100		120		ns	21
CAS to WE delay time	t^1_{CWD}	55		65		75		85		ns	21
Transition time (rise or fall)	t^1_T	3	50	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	t^1_{REF}		8		8		8		8	ms	
RAS to CAS Precharge time	t^1_{RPC}	0		0		0		0		ns	
CAS set-up time (CAS-BEFORE-RAS refresh)	t^1_{CSR}	10		10		10		10		ns	5
CAS hold time (CAS-BEFORE-RAS refresh)	t^1_{CHR}	30		30		30		40		ns	5
ME/WE to RAS set-up time	t^1_{WSR}	0		0		0		0		ns	
ME/WE to RAS hold time	t^1_{RWH}	10		10		10		15		ns	
Mask Data to RAS set-up time	t^1_{MS}	0		0		0		0		ns	
Mask Data to RAS hold time	t^1_{MH}	10		15		15		20		ns	

NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by any 8 \overline{RAS} cycles before proper device operation is assured. The 8 \overline{RAS} cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, DRAM data output (DQ1-DQ4) is high impedance.
12. If $\overline{CAS} = V_{IL}$, DRAM data output (DQ1-DQ4) may contain data from the last valid READ cycle.
13. DRAM output timing measured with a load equivalent to 2 TTL gates and $100pF$.
14. Assumes that $t_{RCD} < t_{RCD}(\max)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , DQ will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD}(\max)$ limit ensures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD}(\max)$ limit ensures that $t_{RCD}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF}(\max)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD}(\min)$, $t_{AWD} \geq t_{AWD}(\min)$ and $t_{CWD} \geq t_{CWD}(\min)$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
22. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and $\overline{WE}/\overline{WE}$ leading edge in late WRITE or READ-WRITE cycles.
23. During a READ cycle, if $\overline{TR}/\overline{OE}$ is LOW then taken HIGH, DQ goes open.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE}/\overline{WE} = \text{LOW}$ and $\overline{TR}/\overline{OE} = \text{HIGH}$.
25. SAM output timing is measured with a load equivalent to 2 TTL gates and $50pF$.
26. TRANSFER command means that $\overline{TR}/\overline{OE}$ is LOW when \overline{RAS} goes LOW.
27. NON-TRANSFER command means that $\overline{TR}/\overline{OE}$ is HIGH when \overline{RAS} goes LOW.

TRANSFER AND MODE CONTROL TIMING PARAMETERS
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes 3, 4, 5, 17, 25) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
TRANSFER Command to RAS Set Up Time	t_{TLS}	0		0		0		0		ns	26
Transfer Command to RAS Hold Time	t_{TLH}	10	10,000	10	10,000	10	10,000	15	10,000	ns	
TRANSFER Command to RAS Hold Time (REAL-TIME READ TRANSFER only)	t_{RTH}	70	10,000	80	10,000	90	10,000	100	10,000	ns	26
TRANSFER Command to CAS Hold Time (REAL-TIME READ TRANSFER only)	t_{CTH}	20		25		30		35		ns	26
TRANSFER Command to Column Address Hold Time (For REAL TIME READ TRANSFER only)	t_{ATH}	25		30		35		40		ns	
TRANSFER Command to SC Lead Time	t_{TSL}	5		5		5		10		ns	26
TRANSFER Command to RAS Lead Time	t_{TRL}	10		10		10		10		ns	26
TRANSFER Command to RAS Delay Time	t_{TRD}	15		15		15		20		ns	26
TRANSFER Command to CAS Time	t_{TCL}	10		10		10		10		ns	26
TRANSFER Command to CAS Delay Time	t_{TCD}	15		15		15		20		ns	26
First SC edge to TRANSFER Command Delay Time	t_{TSD}	10		10		10		20		ns	26
Serial Output Buffer Turn Off Delay from RAS	t_{SDZ}	10	35	10	40	10	50	10	60	ns	
SC to RAS Set Up Time	t_{SRS}	30		35		40		45		ns	
RAS to SC Delay Time	t_{SRD}	20		25		30		35		ns	
Serial Data Input to SE Delay Time	t_{SZE}	0		0		0		0		ns	
RAS to SD Buffer Turn On Time	t_{SRO}	0		0		0		0		ns	
Serial Data Input Delay from RAS	t_{SDD}	45		50		55		60		ns	
Serial Data Input to RAS Delay Time	t_{SZS}	0		0		0		0		ns	
Serial Input Mode Enable (SE) to RAS Set Up Time	t_{ESR}	0		0		0		0		ns	
Serial Input Mode Enable (SE) to RAS Hold Time	t_{REH}	10		10		10		15		ns	
NON-TRANSFER Command to RAS Set Up Time	t_{YS}	0		0		0		0		ns	27
NON-TRANSFER Command to RAS Hold Time	t_{YH}	10		10		10		10		ns	27
DSF to RAS Set Up Time	t_{FSR}	0		0		0		0		ns	
DSF to RAS Hold Time	t_{RFH}	10		15		15		20		ns	
DSF to CAS Hold Time	t_{FHR}	60		65		70		75		ns	
DSF to CAS Set-up Time	t_{FSC}	0		0		0		0		ns	
DSF to CAS Hold Time	t_{CFH}	15		20		20		25		ns	
SC to QSF Delay Time	t_{SQD}		25		30		35		40	ns	
SPLIT TRANSFER Set Up Time	t_{STS}	30		35		40		45		ns	
SPLIT TRANSFER Hold Time	t_{STH}	30		35		40		45		ns	
TR/OE to QSF Delay Time	t_{TQD}		25		30		35		40	ns	
CAS to QSF Delay Time	t_{CQD}		35		40		45		50	ns	


SAM TIMING PARAMETERS

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes 3, 4, 5, 17, 25) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS	SYM	-8		-10		-12		-15		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
Serial Clock Cycle Time	t_{SC}	25		30		35		40		ns	
Access Time from SC	t_{SAC}		25		30		35		40	ns	
SC Precharge Time (SC Low Time)	t_{SP}	10		10		12		15		ns	
SC Pulse Width (SC High Time)	t_{SAS}	10		10		12		15		ns	
Access Time from \overline{SE}	t_{SEA}		20		25		30		40	ns	
\overline{SE} Precharge Time	t_{SEP}	15		15		15		20		ns	
\overline{SE} Pulse Width	t_{SE}	15		15		15		20		ns	
Serial Data Out Hold Time after SC High	t_{SOH}	5		10		10		10		ns	
Serial Output Buffer Turn Off Delay from \overline{SE}	t_{SEZ}	0	15	0	15	0	25	0	30	ns	
Serial Data in Set Up Time	t_{SDS}	0		0		0		0		ns	
Serial Data in Hold Time	t_{SDH}	20		20		20		25			
SERIAL INPUT (Write) Enable Set Up Time	t_{SWS}	0		0		0		0		ns	
SERIAL INPUT (Write) Enable Hold Time	t_{SWH}	25		30		35		45		ns	
SERIAL INPUT (Write) Disable Set Up Time	t_{SWIS}	0		0		0		0		ns	
SERIAL INPUT (Write) Disable Hold Time	t_{SWIH}	25		30		35		45		ns	

DRAM READ CYCLE



 DON'T CARE
 UNDEFINED


MULTIPORT DRAM

WRITE CYCLE FUNCTION TABLE



LOGIC STATES					FUNCTION
RAS Falling Edge			CAS Falling Edge		
A ME/WE	B DSF	C DQ (Input)	D DSF	E DQ (Input)	
1	0	X	0	DRAM Data	Normal DRAM WRITE (or READ)
0	0	Write Mask	0	DRAM Data (Masked)	Non-Persistent (Load and Use) Masked Write to DRAM
0	1	X	0	DRAM Data (Masked)	Persistent (Use Register) Masked Write to DRAM
1	0	X	1	Column Mask	Block Write to DRAM (No Data Mask)
0	0	Write Mask	1	Column Mask	Non-Persistent (Load and Use) Masked Block Write to DRAM
0	1	X	1	Column Mask	Persistent (Use Register) Masked Block Write to DRAM
1	1	X	0	Write Mask	Load Mask Data Register
1	1	X	1	Color Data	Load Color Register

NOTE: Refer to this function table to determine the logic states of A, B, C, D, and E for the WRITE cycle timing diagrams on the following pages.

DRAM EARLY-WRITE CYCLE




MULTI-PORT DRAM

 DON'T CARE
 UNDEFINED

NOTE: The Logic states of "A", "B", "C", "D", and "E" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.


DRAM LATE-WRITE CYCLE



NOTE 1: The Logic states of "A", "B", "C", "D", and "E" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.

NOTE 2: The Column Mask data for a BLOCK WRITE cycle must be valid at the falling edge of \overline{CAS} , regardless of the level of $\overline{ME/WE}$. See the BLOCK WRITE cycle timing diagram.


DRAM BLOCK-WRITE CYCLE



MULTI-PORT DRAM


NOTE: The Logic states of "A", "B", "C", and "E" determine the type of BLOCK WRITE operation performed. See the Write Cycle Function Table for a detailed description.



**DRAM READ-WRITE CYCLE
(READ-MODIFY-WRITE CYCLE)**



NOTE: The Logic states of "A", "B", "C", "D", and "E" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.


DRAM RAS ONLY REFRESH CYCLE
(ADDR = A0-A8)



 DON'T CARE
 UNDEFINED


MULTIPORT DRAM

~~CAS-BEFORE-RAS~~ REFRESH CYCLE



MULTIPORT DRAM

DRAM HIDDEN REFRESH CYCLE




MULTIPORT DRAM

NOTE: A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{ME/WE} = \text{LOW}$ (when \overline{CAS} goes LOW) and $\overline{TR/OE} = \text{HIGH}$.

**READ TRANSFER
(DRAM-TO-SAM TRANSFER)**

(When part was previously in the SERIAL INPUT mode.)




NOTE 1: There must be no rising edges on the SC input during this time period.

▨ DON'T CARE
 ▩ UNDEFINED



REAL-TIME READ TRANSFER (DRAM-TO-SAM TRANSFER)

(When part was previously in the SERIAL OUTPUT mode.)




MULTIPORT DRAM

NOTE 1: The \overline{SE} pulse is shown to illustrate the SERIAL OUTPUT ENABLE and DISABLE timing. It is not required.

 DON'T CARE
 UNDEFINED

**SPLIT READ TRANSFER
(SPLIT DRAM-TO-SAM TRANSFER)**




MULTI-PORT DRAM

NOTE 1: QSF = 0 when the Lower SAM (bits 0–255) is being accessed.
QSF = 1 when the Upper SAM (bits 256–511) is being accessed.

 DON'T CARE
 UNDEFINED

**WRITE TRANSFER and PSEUDO WRITE TRANSFER
(SAM-TO-DRAM TRANSFER)**
(When part was previously in the SERIAL OUTPUT mode.)



NOTE 1: If \overline{SE} is LOW, the SAM data will be transferred to the DRAM.


If \overline{SE} is HIGH, the SAM data will not be transferred to the DRAM (SERIAL INPUT MODE ENABLE cycle).

NOTE 2: \overline{SE} must be LOW to input new serial data, but the serial address register is incremented by SC regardless of \overline{SE} .

NOTE 3: There must be no rising edges on the SC input during this time period.

▨ DON'T CARE
▣ UNDEFINED


**WRITE TRANSFER
(SAM-TO-DRAM TRANSFER)**
(When part was previously in the SERIAL INPUT mode.)



▨ DON'T CARE
▩ UNDEFINED

- NOTE 1:** If \overline{SE} is LOW, the SAM data will be transferred to the DRAM.
If \overline{SE} is HIGH, the SAM data will not be transferred to the DRAM (SERIAL INPUT MODE ENABLE cycle).
- NOTE 2:** \overline{SE} must be LOW to input new serial data, but the serial address register is incremented by SC regardless of \overline{SE} .
- NOTE 3:** There must be no rising edges on the SC input during this time period.

ALTERNATE WRITE TRANSFER
(SAM-TO-DRAM TRANSFER)




NOTE 1: \overline{SE} must be LOW to input new serial data, but the serial address register is incremented by SC regardless of \overline{SE} .

NOTE 2: There must be no rising edges on the SC input during this time period.


▨ DON'T CARE
▩ UNDEFINED

MULTIPORT DRAM

SAM SERIAL INPUT



SAM SERIAL OUTPUT



MULTI-PORT DRAM

MULTIPOINT DRAM

DYNAMIC RAMs	1
DYNAMIC RAM MODULES	2
MULTIPORT DYNAMIC RAMs	3
STATIC RAMs	4
STATIC RAM MODULES	5
CACHE DATA RAMs	6
FIFO MEMORIES	7
APPLICATION INFORMATION	8
MILITARY INFORMATION	9
PACKAGE INFORMATION	10
SALES INFORMATION	11

SRAM PRODUCT SELECTION GUIDE

Memory Configuration	Control Functions	Part Number	Access Time (ns)	Package and Number of Pins				Process	Page
				PJLP	SOJ	CDIP	LCC		
2K x 8	CE & OE	MT5SC1608	12 to 35	24	24	24	24	CMOS	4-3
2K x 8	CE, OE & ALE	MT5SC1628	15 to 45	28	28	28	28,32	CMOS	4-11
4K x 4	CE only	MT5SC1604	12 to 35	20	24	20	20	CMOS	4-19
4K x 4	CE & OE	MT5SC1605	12 to 35	22	24	22	22	CMOS	4-27
4K x 4	Separate I/O	MT5SC1606	12 to 35	24	24	24	28	CMOS	4-35
4K x 4	Separate I/O HI-Z	MT5SC1607	12 to 35	24	24	24	28	CMOS	4-35
8K x 8	CE1, CE2 & OE	MT5SC6408	12 to 35	28	28	28	32	CMOS	4-43
16K x 1	CE only	MT5SC1601	12 to 35	20	24	20	20	CMOS	4-51
16K x 4	CE only	MT5SC6404	12 to 35	22	24	22	22	CMOS	4-59
16K x 4	CE & OE	MT5SC6405	12 to 35	24	24	24	28	CMOS	4-67
16K x 4	Separate I/O, CE1, CE2	MT5SC6406	12 to 35	28	28	28	28	CMOS	4-75
16K x 4	Separate I/O HI-Z	MT5SC6407	12 to 35	28	28	28	28	CMOS	4-75
32K x 8	CE & OE	MT5SC2568	20 to 45	28	28	28	32	CMOS	4-83
64K x 1	CE only	MT5SC6401	12 to 35	22	24	22	22	CMOS	4-91
64K x 4	CE only	MT5SC2564	20 to 45	24	24	24	28	CMOS	4-99
64K x 4	CE & OE	MT5SC2565	20 to 45	28	28	28	28	CMOS	4-107
128K x 8	CE & OE	MT5SC1008	20 to 45	28	-	28	-	CMOS	4-115
256K x 1	CE only	MT5SC2561	20 to 45	24	24	24	28	CMOS	4-117
256K x 4	CE & OE	MT5SC1005	20 to 45	28	-	28	-	CMOS	4-125
1MEG x 1	CE & OE	MT5SC1001	20 to 45	28	-	28	-	CMOS	4-127

SRAM

2K x 8 SRAM

FEATURES

- High speed: 12, 15, 20, 25, 30 and 35ns
- High performance, low power, CMOS double metal process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} and \overline{OE} options
- All inputs and outputs are TTL compatible

OPTIONS

- Timing
 - 12ns access
 - 15ns access
 - 20ns access
 - 25ns access
 - 30ns access
 - 35ns access

MARKING

- 12
- 15
- 20
- 25
- 30
- 35

- Packages

- Plastic DIP (300 mil)
- Ceramic DIP (300 mil)
- Plastic SOJ (300 mil)
- Ceramic LCC (28 pin)

- None
- C
- DJ
- EC

- Two Volt Data Retention

- L

GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable (\overline{CE}) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design.

Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

PIN ASSIGNMENT (Top View)


24L/300DIP (PG, CF)



24L/300 SOJ (DJB)




28L/LCC (ECF)



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	OE	CE	WE	DQ	POWER
STANDBY	X	H	X	HIGH Z	STANDBY
READ	L	L	H	Q	ACTIVE
READ	H	L	H	HIGH Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

ABSOLUTE MAXIMUM RATINGS*

Voltage on V _{CC} supply relative to V _{SS}	-1.0V to +7.0V
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1 Watt
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C, V_{CC} = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} + 1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

FAST SRAM

DESCRIPTION	CONDITIONS	SYMBOL	MAX						UNITS	NOTES
			-12	-15	-20	-25	-30	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}, V_{CC} = \text{Max.},$ Outputs Open	I _{CC}	140	125	110	100	100	100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}, V_{CC} = \text{Max}$	I _{SB1}	50	45	40	30	30	30	mA	
	$\overline{CE} \geq V_{CC} - 0.2, V_{CC} = \text{Max.}$ V _{IL} ≤ V _{SS} + 0.2, V _{IH} ≥ V _{CC} - 0.2, f = 0	I _{SB2}	3	3	3	3	3	3	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C, f = 1MHz V _{CC} = 5V	C _I		7	pF	4
Output Capacitance		C _O		7	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $V_{CC} = 5V \pm 10\%$)

DESCRIPTION	SYM	-12		-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle															
READ cycle time	t_{RC}	12		15		20		25		30		35		ns	
Address access time	t_{AA}		12		15		20		25		30		35	ns	
Chip enable access time	t_{ACE}		11		12		15		20		25		30	ns	
Output hold from access change	t_{OH}	3		3		3		3		3		3		ns	
Chip enable to output in low Z	t_{LZCE}	3		3		5		5		5		5		ns	
Chip disable to output in high Z	t_{HZCE}		7		7		10		10		15		20	ns	6,7
Chip enable to power up time	t_{PU}	0		0		0		0		0		0		ns	
Chip disable to power down time	t_{PD}		12		15		20		25		30		35	ns	
Output enable access time	t_{AOE}		7		7		9		10		15		20	ns	
Output enable to output in low Z	t_{LZOE}	0		0		0		0		0		0		ns	
Output disable to output in high Z	t_{HZOE}		6		6		10		10		15		20	ns	6
WRITE Cycle															
WRITE cycle time	t_{WC}	12		15		20		25		30		35		ns	
Chip enable to end of write	t_{CW}	10		12		15		20		25		25		ns	
Address valid to end of write	t_{AW}	12		12		15		20		25		25		ns	
Address set-up time	t_{AS}	0		0		0		0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		0		0		0		ns	
Write pulse width	t_{WP}	10		12		15		20		25		25		ns	
Data set-up time	t_{DS}	7		8		10		10		15		15		ns	
Data hold time	t_{DH}	0		0		0		0		0		0		ns	
Write disable to output in low Z	t_{LZWE}	2		2		2		2		2		2		ns	
Write enable to output in high Z	t_{HZWE}	0	6	0	6	0	8	0	10	0	12	0	15	ns	6

FAST SRAM

AC TEST CONDITIONS

Input pulse levels	V _{ss} to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


- All voltages referenced to V_{ss} (GND).
- 3.0V for pulse width < 20ns.
- I_{cc} is dependent on output loading and cycle rates.
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- t_{HZCE}, t_{HZWE} and t_{HZOE} are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}.
- \overline{WE} is HIGH for READ cycle.
- Device is continuously selected. All chip enables held in their active state.
- Address valid prior to or coincident with latest occurring chip enable.
- t_{RC} = Read Cycle Time.

FAST SRAM


DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT	NOTES
V _{cc} for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V _{CC} =2v	I _{CCDR}	95	500	μA	
		V _{CC} =3v		350	750	μA	
Chip Deselect to Data Retention Time		t _{CDR}	0		—	ns	4
Operation Recovery Time		t _R	t _{RC}			ns	4, 11



LOW V_{cc} DATA RETENTION WAVEFORM



READ CYCLE NO. 1 (NOTES 8, 9)




READ CYCLE NO. 2 (NOTES 7, 8, 10)




FAST SDRAM

WRITE CYCLE NO. 1
(Write Enable Controlled)



WRITE CYCLE NO. 2
(Chip Enable Controlled)



 DON'T CARE
 UNDEFINED

FAST SRAM

LATCHED SRAM

2K x 8 SRAM WITH ADDRESS LATCH

FEATURES

- Functionally compatible with Intel MCS-96 families of microcontrollers
- Eliminates the need for an external 74LS373 latch
- Low power, CMOS double metal process
- Single +5V ($\pm 10\%$) power supply
- Flexible memory expansion with $\overline{CE1}$, CE2 and \overline{OE} options
- All inputs and outputs are TTL compatible

OPTIONS

- Timing
 - 15ns access
 - 30ns access
 - 45ns access
- Packages
 - Plastic DIP (300 mil)
 - Ceramic DIP (300 mil)
 - Plastic SOJ (300 mil)
 - Ceramic LCC (28 pin)
 - Ceramic LCC (32 pin)
- Two Volt Data Retention

MARKING

-15	None
-30	C
-45	DJ
	EC
	ECW
	L

GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.

Addresses are latched with a dedicated address latch enable (\overline{ALE}) pin. These transparent, on-board latches eliminate the need for an external address latch in multiplexed address/data bus applications typical in microcontroller based systems.

Writing to these devices is accomplished when write enable (\overline{WE}) and $\overline{CE1}$, inputs are both LOW and CE2 is HIGH. Reading is accomplished when \overline{WE} remains HIGH, $\overline{CE1}$ and \overline{OE} go to LOW, and CE2 goes HIGH. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


For flexibility in high performance applications, Micron offers two chip enables. This enhancement can place the outputs in a high impedance state for additional flexibility in system design.

Micron's latched 2K x 8 SRAM readily complements


FAST SRAM

PIN ASSIGNMENT (Top View)


28L/DIP (PJ, CI)




28L/SOJ (DJC)



28L/LCC (ECF)




32L/LCC (ECH)



Intel's 87C257 latched 32K x 8 EPROM and 80C51 8-bit microcontroller and other similar microcontroller devices by providing additional memory capacity and latched addressing for complete embedded controller solutions.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	$\overline{CE1}$	CE2	WE	\overline{OE}	\overline{ALE}	DQ OPERATION	POWER
STANDBY	H	X	X	X	X	HIGH Z	STANDBY
STANDBY	X	L	X	X	X	HIGH Z	STANDBY
READ	L	H	H	L	X	Q	ACTIVE
READ DISABLE	L	H	H	H	X	HIGH Z	ACTIVE
WRITE	L	H	L	X	X	D	ACTIVE

NOTE: The address latch is transparent when \overline{ALE} is HIGH and the address is latched when \overline{ALE} goes LOW.

ABSOLUTE MAXIMUM RATINGS*

Voltage on V _{CC} supply relative to V _{SS}	-1.0V to +7.0V
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1 Watt
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C, V_{CC} = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} + 1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-10	10	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-10	10	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

FAST SRAM

DESCRIPTION	CONDITIONS	SYMBOL	MAX			UNITS	NOTES
			-15	-30	-45		
Power Supply Current: Operating	CE ≤ V _{IL} , V _{CC} = Max., Outputs Open	I _{CC}	120	90	90	mA	3
Power Supply Current: Standby	CE ≥ V _{IH} , V _{CC} = Max	I _{SB1}	50	40	40	mA	
	CE ≥ V _{CC} - 0.2, V _{CC} = Max. V _{IL} ≤ V _{SS} + 0.2, V _{IH} ≥ V _{CC} - 0.2, f = 0	I _{SB2}	5	5	5	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C, f = 1MHz V _{CC} = 5V	C _I		7	pF	4
Output Capacitance		C _O		7	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$)

FAST SRAM

DESCRIPTION	SYM	-15		-30		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle									
READ cycle time	t_{RC}	15		30		45		ns	
Address access time	t_{AA}		15		30		45	ns	11
Chip enable access time	t_{ACE}		15		30		45	ns	
Output hold from access change	t_{OH}	3		3		3		ns	
Chip enable to output in low Z	t_{LZCE}	5		5		5		ns	
Chip disable to output in high Z	t_{HZCE}		10		20		20	ns	6,7
Chip enable to power up time	t_{PU}	0		0		0		ns	
Chip disable to power down time	t_{PD}		15		30		45	ns	
Output enable access time	t_{AOE}		10		15		20	ns	
Output enable to output in low Z	t_{LZOE}	0		0		0		ns	
Output disable to output in high Z	t_{HZOE}		10		15		20	ns	6
WRITE Cycle									
WRITE cycle time	t_{WC}	15		30		45		ns	
Chip enable to end of write	t_{CW}	12		25		30		ns	
Address valid to end of write	t_{AW}	15		25		30		ns	
Address set-up time	t_{AS}	0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		ns	
Write pulse width	t_{WP}	12		25		30		ns	
Data set-up time	t_{DS}	10		15		20		ns	
Data hold time	t_{DH}	0		0		0		ns	
Write disable to output in low Z	t_{LZWE}	0		0		0		ns	
Write enable to output in high Z	t_{HZWE}	0	10	0	12	0	20	ns	6
LATCH Characteristics									
Address setup time for latch enable	t_{LAS}	0		0		0		ns	
Address hold from latch enable	t_{LAH}	8		10		15		ns	
Latch deselect width	t_{LPW}	6		10		15		ns	
ALE to output enable LOW	t_{LOE}	0		0		0		ns	

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


1. All voltages referenced to Vss (GND).
2. -3.0V for pulse width < 20ns.
3. Icc is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. ^tHZCE, ^tHZWE and ^tHZOE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE.
8. \overline{WE} is HIGH for READ cycle.
9. Address valid prior to or coincident with latest occurring chip enable and the falling edge of \overline{ALE} .
10. ^tRC = Read Cycle Time.
11. Assume ^tLOE and ^tLAS operating at MIN limits. If ^tLAS, ^tLOE + ^tAOE > ^tAA, then access time is determined by the sum. \overline{CE} and CE2 are active.

FAST SRAM


DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT	NOTES
Vcc for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V _{CC} =2v		95	500	μA	
		V _{CC} =3v		350	750	μA	
Chip Deselect to Data Retention Time		^t CDR	0		—	ns	4
Operation Recovery Time		^t R	^t RC			ns	4, 10

LOW V_{CC} DATA RETENTION WAVEFORM




READ CYCLE (NOTES 8, 9)




 DON'T CARE
 UNDEFINED

FAST SRAM

WRITE CYCLE NO. 1
(Write Enable Controlled)



WRITE CYCLE NO. 2
(Chip Enable Controlled)



 DON'T CARE
 UNDEFINED

SRAM

4K x 4 SRAM

FEATURES

- High speed: 12, 15, 20, 25, 30 and 35ns
- High performance, low power, CMOS double metal process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} option
- All inputs and outputs are TTL compatible

OPTIONS

- Timing
 - 12ns access
 - 15ns access
 - 20ns access
 - 25ns access
 - 30ns access
 - 35ns access

- Packages

Plastic DIP (300 mil)
 Ceramic DIP (300 mil)
 Plastic SOJ (300 mil)
 Ceramic LCC

- Two Volt Data Retention

MARKING

-12
 -15
 -20
 -25
 -30
 -35

None
 C
 DJ
 EC

L

GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable (\overline{CE}) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design.

Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

PIN ASSIGNMENT (Top View)


20L/300 DIP (PE, CD)



24L/300 SOJ (DJB)




20L/LCC (ECC)



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	\overline{CE}	\overline{WE}	DQ	POWER
STANDBY	H	X	HIGH Z	STANDBY
READ	L	H	Q	ACTIVE
WRITE	L	L	D	ACTIVE

FAST SDRAM

ABSOLUTE MAXIMUM RATINGS*

Voltage on V _{CC} supply relative to V _{SS}	-1.0V to +7.0V
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1 Watt
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C, V_{CC} = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} + 1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

FAST SRAM

DESCRIPTION	CONDITIONS	SYMBOL	MAX						UNITS	NOTES
			-12	-15	-20	-25	-30	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}$, V _{CC} = Max., Outputs Open	I _{CC}	140	125	110	100	100	100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}$, V _{CC} = Max	I _{SB1}	50	45	40	30	30	30	mA	
	$\overline{CE} \geq V_{CC} - 0.2$, V _{CC} = Max. V _{IL} ≤ V _{SS} + 0.2, V _{IH} ≥ V _{CC} - 0.2, f = 0	I _{SB2}	3	3	3	3	3	3	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C, f = 1MHz V _{CC} = 5V	C _I		7	pF	4
Output Capacitance		C _O		7	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$)

DESCRIPTION	SYM	-12		-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle															
READ cycle time	t_{RC}	12		15		20		25		30		35		ns	
Address access time	t_{AA}		12		15		20		25		30		35	ns	
Chip enable access time	t_{ACE}		11		12		15		20		25		30	ns	
Output hold from access change	t_{OH}	3		3		3		3		3		3		ns	
Chip enable to output in low Z	t_{LZCE}	3		3		5		5		5		5		ns	
Chip disable to output in high Z	t_{HZCE}		7		7		10		10		15		20	ns	6,7
Chip enable to power up time	t_{PU}	0		0		0		0		0		0		ns	
Chip disable to power down time	t_{PD}		12		15		20		25		30		35	ns	
WRITE Cycle															
WRITE cycle time	t_{WC}	12		15		20		25		30		35		ns	
Chip enable to end of write	t_{CW}	10		12		15		20		25		25		ns	
Address valid to end of write	t_{AW}	12		12		15		20		25		25		ns	
Address set-up time	t_{AS}	0		0		0		0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		0		0		0		ns	
Write pulse width	t_{WP}	10		12		15		20		25		25		ns	
Data set-up time	t_{DS}	7		8		10		10		15		15		ns	
Data hold time	t_{DH}	0		0		0		0		0		0		ns	
Write disable to output in low Z	t_{LZWE}	2		2		2		2		2		2		ns	
Write enable to output in high Z	t_{HZWE}	0	6	0	6	0	8	0	10	0	12	0	15	ns	6

FAST SRAM

AC TEST CONDITIONS

Input pulse levels	V _{ss} to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


1. All voltages referenced to V_{ss} (GND).
2. -3.0V for pulse width < 20ns.
3. I_{cc} is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. ^tHZCE and ^tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE.
8. \overline{WE} is HIGH for READ cycle.
9. Device is continuously selected. All chip enables held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. ^tRC = Read Cycle Time.

FAST SDRAM


DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT	NOTES
V _{cc} for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V _{CC} =2V	I _{CCDR}		95	500	μA
		V _{CC} =3V			350	750	μA
Chip Deselect to Data Retention Time		^t CDR	0		—	ns	4
Operation Recovery Time		^t R	^t RC			ns	4, 10


LOW V_{CC} DATA RETENTION WAVEFORM





READ CYCLE NO. 1 (NOTES 8, 9)




READ CYCLE NO. 2 (NOTES 7, 8, 10)




 DON'T CARE
 UNDEFINED

FAST SRAM

WRITE CYCLE NO. 1
(Write Enable Controlled)



WRITE CYCLE NO. 2
(Chip Enable Controlled)



 DON'T CARE
 UNDEFINED

FAST SRAM

 **FAST SRAM**

SRAM

4K x 4 SRAM

WITH OUTPUT ENABLE

FEATURES

- High speed: 12, 15, 20, 25, 30 and 35ns
- High performance, low power, CMOS double metal process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} and \overline{OE} options
- All inputs and outputs are TTL compatible

OPTIONS

- Timing
 - 12ns access
 - 15ns access
 - 20ns access
 - 25ns access
 - 30ns access
 - 35ns access

MARKING

- Packages

Plastic DIP (300 mil)	None
Ceramic DIP (300 mil)	C
Plastic SOJ (300 mil)	DJ
Ceramic LCC	EC

- Two Volt Data Retention

L

GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable (\overline{CE}) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design.

Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

PIN ASSIGNMENT (Top View)


22L/300DIP
(PF, CE)



24L/300 SOJ
(DJB)




22L/LCC
(ECE)



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	\overline{OE}	\overline{CE}	\overline{WE}	DQ	POWER
STANDBY	X	H	X	HIGH Z	STANDBY
READ	L	L	H	Q	ACTIVE
READ	H	L	H	HIGH Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss	-1.0V to +7.0V
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1 Watt
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C, Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} + 1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

FAST SRAM

DESCRIPTION	CONDITIONS	SYMBOL	MAX						UNITS	NOTES
			-12	-15	-20	-25	-30	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}, V_{CC} = \text{Max.},$ Outputs Open	I _{CC}	140	125	110	100	100	100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}, V_{CC} = \text{Max}$	I _{SB1}	50	45	40	30	30	30	mA	
	$\overline{CE} \geq V_{CC} - 0.2, V_{CC} = \text{Max.}$ V _{IL} ≤ V _{SS} + 0.2, V _{IH} ≥ V _{CC} - 0.2, f = 0	I _{SB2}	3	3	3	3	3	3	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C, f = 1MHz V _{CC} = 5V	C _I		7	pF	4
Output Capacitance		C _O		7	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $V_{CC} = 5V \pm 10\%$)

FAST SRAM

DESCRIPTION	SYM	-12		-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle															
READ cycle time	t_{RC}	12		15		20		25		30		35		ns	
Address access time	t_{AA}		12		15		20		25		30		35	ns	
Chip enable access time	t_{ACE}		11		12		15		20		25		30	ns	
Output hold from access change	t_{OH}	3		3		3		3		3		3		ns	
Chip enable to output in low Z	t_{LZCE}	3		3		5		5		5		5		ns	
Chip disable to output in high Z	t_{HZCE}		7		7		10		10		15		20	ns	6,7
Chip enable to power up time	t_{PU}	0		0		0		0		0		0		ns	
Chip disable to power down time	t_{PD}		12		15		20		25		30		35	ns	
Output enable access time	t_{AOE}		7		7		9		10		15		20	ns	
Output enable to output in low Z	t_{LZOE}	0		0		0		0		0		0		ns	
Output disable to output in high Z	t_{HZOE}		6		6		10		10		15		20	ns	6
WRITE Cycle															
WRITE cycle time	t_{WC}	12		15		20		25		30		35		ns	
Chip enable to end of write	t_{CW}	10		12		15		20		25		25		ns	
Address valid to end of write	t_{AW}	12		12		15		20		25		25		ns	
Address set-up time	t_{AS}	0		0		0		0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		0		0		0		ns	
Write pulse width	t_{WP}	10		12		15		20		25		25		ns	
Data set-up time	t_{DS}	7		8		10		10		15		15		ns	
Data hold time	t_{DH}	0		0		0		0		0		0		ns	
Write disable to output in low Z	t_{LZWE}	2		2		2		2		2		2		ns	
Write enable to output in high Z	t_{HZWE}	0	6	0	6	0	8	0	10	0	12	0	15	ns	6

AC TEST CONDITIONS

Input pulse levels	V _{ss} to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


1. All voltages referenced to V_{ss} (GND).
2. -3.0V for pulse width < 20ns.
3. I_{CC} is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. ^tHZCE, ^tHZWE and ^tHZOE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE.
8. \overline{WE} is HIGH for READ cycle.
9. Device is continuously selected. All chip enables held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. ^tRC = Read Cycle Time.

FAST SRAM


DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT	NOTES
V _{CC} for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V _{CC} =2V	I _{CCDR}	95	500	μA	
		V _{CC} =3V		350	750	μA	
Chip Deselect to Data Retention Time		^t CDR	0		—	ns	4
Operation Recovery Time		^t R	^t RC			ns	4, 11


LOW V_{CC} DATA RETENTION WAVEFORM





READ CYCLE NO. 1 (NOTES 8, 9)




READ CYCLE NO. 2 (NOTES 7, 8, 10)




 DON'T CARE
 UNDEFINED

FAST SRAM

WRITE CYCLE NO. 1
(Write Enable Controlled)



WRITE CYCLE NO. 2
(Chip Enable Controlled)



FAST SRAM

SRAM

4K x 4 SRAM

WITH SEPARATE INPUTS AND OUTPUTS

FEATURES

- High speed: 12, 15, 20, 25, 30 and 35ns
- High performance, low power, CMOS double metal process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} option
- All inputs and outputs are TTL compatible
- MT5C1606 – output tracks input during WRITE
- MT5C1607 – output high impedance during WRITE

OPTIONS

- Timing
 - 12ns access
 - 15ns access
 - 20ns access
 - 25ns access
 - 30ns access
 - 35ns access

MARKING

- Packages

Plastic DIP (300 mil)	None
Ceramic DIP (300 mil)	C
Plastic SOJ (300 mil)	DJ
Ceramic LCC	EC
- Two Volt Data Retention L

GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable (\overline{CE}) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design. The $\times 4$ configuration features separate data input and output.

Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

PIN ASSIGNMENT (Top View)


24L/300DIP (PG, CG)



24L/300 SOJ (DJB)




28L/LCC (ECF)



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	\overline{CE}	\overline{WE}	DQ	POWER
STANDBY	H	X	HIGH Z	STANDBY
READ	L	H	Q	ACTIVE
WRITE (1)	L	L	HIGH Z	ACTIVE
WRITE (2)	L	L	D	ACTIVE

NOTES: 1. MT5C1607 ONLY
2. MT5C1606 ONLY

FAST SDRAM

ABSOLUTE MAXIMUM RATINGS*

Voltage on V _{CC} supply relative to V _{SS}	-1.0V to +7.0V
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1 Watt
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C, V_{CC} = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

FAST SRAM

DESCRIPTION	CONDITIONS	SYMBOL	MAX						UNITS	NOTES
			-12	-15	-20	-25	-30	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}$, V _{CC} = Max., Outputs Open	I _{CC}	140	125	110	100	100	100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}$, V _{CC} = Max	I _{SB1}	50	45	40	30	30	30	mA	
	$\overline{CE} \geq V_{CC} - 0.2$, V _{CC} = Max. V _{IL} ≤ V _{SS} + 0.2, V _{IH} ≥ V _{CC} - 0.2, f = 0	I _{SB2}	3	3	3	3	3	3	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C, f = 1MHz V _{CC} = 5V	C _I		7	pF	4
Output Capacitance		C _O		7	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $V_{CC} = 5V \pm 10\%$)

DESCRIPTION	SYM	-12		-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle															
READ cycle time	t_{RC}	12		15		20		25		30		35		ns	
Address access time	t_{AA}		12		15		20		25		30		35	ns	
Chip enable access time	t_{ACE}		11		12		15		20		25		30	ns	
Output hold from access change	t_{OH}	3		3		3		3		3		3		ns	
Chip enable to output in low Z	t_{LZCE}	3		3		5		5		5		5		ns	
Chip disable to output in high Z	t_{HZCE}		7		7		10		10		15		20	ns	6,7
Chip enable to power up time	t_{PU}	0		0		0		0		0		0		ns	
Chip disable to power down time	t_{PD}		12		15		20		25		30		35	ns	
WRITE Cycle															
WRITE cycle time	t_{WC}	12		15		20		25		30		35		ns	
Chip enable to end of write	t_{CW}	10		12		15		20		25		25		ns	
Address valid to end of write	t_{AW}	12		12		15		20		25		25		ns	
Address set-up time	t_{AS}	0		0		0		0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		0		0		0		ns	
Write pulse width	t_{WP}	10		12		15		20		25		25		ns	
Data set-up time	t_{DS}	7		8		10		10		15		15		ns	
Data hold time	t_{DH}	0		0		0		0		0		0		ns	
Write disable to output in low Z	t_{LZWE}	2		2		2		2		2		2		ns	
Write enable to output in high Z	t_{HZWE}	0	6	0	6	0	8	0	10	0	12	0	15	ns	
Write enable to output valid	t_{AWE}		12		15		20		25		30		35	ns	
Data valid to output valid	t_{ADV}		12		15		20		25		30		35	ns	

FAST SRAM

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


1. All voltages referenced to Vss (GND).
2. -3.0V for pulse width < 20ns.
3. Icc is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. ^tHZCE and ^tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE.
8. \overline{WE} is HIGH for READ cycle.
9. Device is continuously selected. All chip enables held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. ^tRC = Read Cycle Time.

FAST SRAM


DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT	NOTES
Vcc for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V _{CC} =2v		95	500	μA	
		V _{CC} =3v		350	750	μA	
Chip Deselect to Data Retention Time		^t CDR	0		—	ns	4
Operation Recovery Time		^t R	^t RC			ns	4, 11


LOW Vcc DATA RETENTION WAVEFORM





READ CYCLE NO. 1 (NOTES 8, 9)




READ CYCLE NO. 2 (NOTES 7, 8, 10)




 DON'T CARE
 UNDEFINED

WRITE CYCLE NO. 1
(Write Enable Controlled)



WRITE CYCLE NO. 2
(Chip Enable Controlled)



 DON'T CARE
 UNDEFINED

SRAM

8K x 8 SRAM

FEATURES

- High speed: 12, 15, 20, 25, 30 and 35ns
- High performance, low power, CMOS double metal process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with $\overline{CE1}$, $CE2$ and \overline{OE} options
- All inputs and outputs are TTL compatible

OPTIONS

- Timing
 - 12ns access
 - 15ns access
 - 20ns access
 - 25ns access
 - 30ns access
 - 35ns access

MARKING

- Packages

Plastic DIP (300 mil)	None
Ceramic DIP (300 mil)	C
Plastic SOJ (300 mil)	DJ
Ceramic LCC (28 pin)	EC
Ceramic LCC (32 pin)	ECW
- Two Volt Data Retention L

GENERAL DESCRIPTION


The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.

For flexibility in high speed memory applications, Micron offers two chip enables on the x 8 organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design.

Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

PIN ASSIGNMENT (Top View)



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



FAST SDRAM

TRUTH TABLE

MODE	$\overline{CE1}$	CE2	\overline{WE}	\overline{OE}	DQ OPERATION	POWER
STANDBY	H	X	X	X	HIGH Z	STANDBY
STANDBY	X	L	X	X	HIGH Z	STANDBY
READ	L	H	H	L	Q	ACTIVE
READ	L	H	H	H	HIGH Z	ACTIVE
WRITE	L	H	L	X	D	ACTIVE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1 Watt
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C, Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	Vcc +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ Vcc	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ Vcc	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

FAST SRAM

DESCRIPTION	CONDITIONS	SYMBOL	MAX						UNITS	NOTES
			-12	-15	-20	-25	-30	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}, V_{CC} = \text{Max.},$ Outputs Open	I _{CC}	140	130	120	110	100	100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}, V_{CC} = \text{Max}$	I _{SB1}	60	50	40	30	30	30	mA	
	$\overline{CE} \geq V_{CC} - 0.2, V_{CC} = \text{Max.}$ V _{IL} ≤ V _{SS} + 0.2, V _{IH} ≥ V _{CC} - 0.2, f = 0	I _{SB2}	5	5	5	5	5	5	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C, f = 1MHz Vcc = 5V	C _I		7	pF	4
Output Capacitance		C _O		7	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$)

DESCRIPTION	SYM	-12		-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle															
READ cycle time	t_{RC}	12		15		20		25		30		35		ns	
Address access time	t_{AA}		12		15		20		25		30		35	ns	
Chip enable access time	t_{ACE}		12		12		15		20		25		30	ns	
Output hold from access change	t_{OH}	3		3		3		3		3		3		ns	
Chip enable to output in low Z	t_{LZCE}	3		3		5		5		5		5		ns	
Chip disable to output in high Z	t_{HZCE}		7		7		10		10		15		20	ns	6,7
Chip enable to power up time	t_{PU}	0		0		0		0		0		0		ns	
Chip disable to power down time	t_{PD}		12		15		20		25		30		35	ns	
Output enable access time	t_{AOE}		7		7		9		10		15		20	ns	
Output enable to output in low Z	t_{LZOE}	0		0		0		0		0		0		ns	
Output disable to output in high Z	t_{HZOE}		6		6		10		10		15		20	ns	6
WRITE Cycle															
WRITE cycle time	t_{WC}	12		15		20		25		30		35		ns	
Chip enable to end of write	t_{CW}	10		12		15		20		25		25		ns	
Address valid to end of write	t_{AW}	12		12		15		20		25		25		ns	
Address set-up time	t_{AS}	0		0		0		0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		0		0		0		ns	
Write pulse width	t_{WP}	10		12		15		20		25		25		ns	
Data set-up time	t_{DS}	8		8		10		10		15		15		ns	
Data hold time	t_{DH}	0		0		0		0		0		0		ns	
Write disable to output in low Z	t_{LZWE}	2		2		2		2		2		2		ns	
Write enable to output in high Z	t_{HZWE}	0	6	0	6	0	8	0	10	0	12	0	15	ns	6

FAST SRAM

AC TEST CONDITIONS

Input pulse levels	V _{ss} to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


NOTES

1. All voltages referenced to V_{ss} (GND).
2. -3.0V for pulse width < 20ns.
3. I_{cc} is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. ^tHZCE, ^tHZWE and ^tHZOE are specified with C_L = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE.
8. \overline{WE} is HIGH for READ cycle.
9. Device is continuously selected. All chip enables held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. ^tRC = Read Cycle Time.


DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT	NOTES
V _{cc} for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{cc} - 0.2V)$ $V_{IN} \geq (V_{cc} - 0.2V)$ or $\leq 0.2V$	I _{ccDR}	V _{cc} =2v	95	500	μA	
	V _{cc} =3v		350	750	μA		
Chip Deselect to Data Retention Time		^t CDR	0		—	ns	4
Operation Recovery Time		^t R	^t RC			ns	4, 11


LOW V_{cc} DATA RETENTION WAVEFORM





READ CYCLE NO. 1 (NOTES 8, 9)




READ CYCLE NO. 2 (NOTES 7, 8, 10)




 DON'T CARE
 UNDEFINED

WRITE CYCLE NO. 1
(Write Enable Controlled)



WRITE CYCLE NO. 2
(Chip Enable Controlled)



 DON'T CARE
 UNDEFINED

FAST SRAM

SRAM

16K x 1 SRAM

FEATURES

- High speed: 12, 15, 20, 25, 30 and 35ns
- High performance, low power, CMOS double metal process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} option
- All inputs and outputs are TTL compatible

OPTIONS

- Timing
 - 12ns access
 - 15ns access
 - 20ns access
 - 25ns access
 - 30ns access
 - 35ns access

MARKING

- 12
- 15
- 20
- 25
- 30
- 35

- Packages

- Plastic DIP (300 mil)
- Ceramic DIP (300 mil)
- Plastic SOJ (300 mil)
- Ceramic LCC

- None
- C
- DJ
- EC

- Two Volt Data Retention

- L

GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable (\overline{CE}) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design. The x1 configuration features separate data input and output.

Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

PIN ASSIGNMENT (Top View)


20L/300 DIP (PD, CD)



24L/300 SOJ (DJB)




20L/LCC (ECC)



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	CE	WE	OUTPUT	POWER
STANDBY	H	X	HIGH Z	STANDBY
READ	L	H	Q	ACTIVE
WRITE	L	L	HIGH Z	ACTIVE

FAST SRAM

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss	-1.0V to +7.0V
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1 Watt
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C, Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	Vcc +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ Vcc	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ Vcc	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

FAST SRAM

DESCRIPTION	CONDITIONS	SYMBOL	MAX						UNITS	NOTES
			-12	-15	-20	-25	-30	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}, V_{CC} = \text{Max.},$ Outputs Open	I _{CC}	140	125	110	100	100	100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}, V_{CC} = \text{Max}$	I _{SB1}	50	45	40	30	30	30	mA	
	$\overline{CE} \geq V_{CC} - 0.2, V_{CC} = \text{Max.}$ $V_{IL} \leq V_{SS} + 0.2,$ $V_{IH} \geq V_{CC} - 0.2, f = 0$	I _{SB2}	3	3	3	3	3	3	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C, f = 1MHz Vcc = 5V	C _i		7	pF	4
Output Capacitance		C _o		7	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $V_{CC} = 5V \pm 10\%$)

DESCRIPTION	SYM	-12		-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle															
READ cycle time	t_{RC}	12		15		20		25		30		35		ns	
Address access time	t_{AA}		12		15		20		25		30		35	ns	
Chip enable access time	t_{ACE}		11		12		15		20		25		30	ns	
Output hold from access change	t_{OH}	3		3		3		3		3		3		ns	
Chip enable to output in low Z	t_{LZCE}	3		3		5		5		5		5		ns	
Chip disable to output in high Z	t_{HZCE}		7		7		10		10		15		20	ns	6,7
Chip enable to power up time	t_{PU}	0		0		0		0		0		0		ns	
Chip disable to power down time	t_{PD}		12		15		20		25		30		35	ns	
WRITE Cycle															
WRITE cycle time	t_{WC}	12		15		20		25		30		35		ns	
Chip enable to end of write	t_{CW}	10		12		15		20		25		25		ns	
Address valid to end of write	t_{AW}	12		12		15		20		25		25		ns	
Address set-up time	t_{AS}	0		0		0		0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		0		0		0		ns	
Write pulse width	t_{WP}	10		12		15		20		25		25		ns	
Data set-up time	t_{DS}	7		8		10		10		15		15		ns	
Data hold time	t_{DH}	0		0		0		0		0		0		ns	
Write disable to output in low Z	t_{LZWE}	2		2		2		2		2		2		ns	
Write enable to output in high Z	t_{HZWE}	0	6	0	6	0	8	0	10	0	12	0	15	ns	6

FAST SRAM

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


1. All voltages referenced to Vss (GND).
2. -3.0V for pulse width < 20ns.
3. Icc is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. t_{HZCE} and t_{HZWE} are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}.
8. WE is HIGH for READ cycle.
9. Device is continuously selected. All chip enables held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. t_{RC} = Read Cycle Time.

FAST SRAM


DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT	NOTES
Vcc for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V _{CC} =2v	I _{CCDR}	95	500	μA	
		V _{CC} =3v			350	750	μA
Chip Deselect to Data Retention Time		t _{CDR}	0		—	ns	4
Operation Recovery Time		t _R	t _{RC}			ns	4, 11


LOW Vcc DATA RETENTION WAVEFORM





READ CYCLE NO. 1 (NOTES 8, 9)




READ CYCLE NO. 2 (NOTES 7, 8, 10)




 DON'T CARE
 UNDEFINED

FAST SRAM

WRITE CYCLE NO. 1
(Write Enable Controlled)



WRITE CYCLE NO. 2
(Chip Enable Controlled)



 DON'T CARE
 UNDEFINED

SRAM

16K x 4 SRAM

FEATURES

- High speed: 12, 15, 20, 25, 30 and 35ns
- High performance, low power, CMOS double metal process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} option
- All inputs and outputs are TTL compatible

OPTIONS

- Timing
 - 12ns access
 - 15ns access
 - 20ns access
 - 25ns access
 - 30ns access
 - 35ns access

MARKING

- Packages

Plastic DIP (300 mil)	None
Ceramic DIP (300 mil)	C
Plastic SOJ (300 mil)	DJ
Ceramic LCC	EC

- Two Volt Data Retention

L

GENERAL DESCRIPTION


The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.

For flexibility in high speed memory applications, Micron offers chip enable (\overline{CE}) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design.


Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

PIN ASSIGNMENT (Top View)




22L/LCC (ECE)



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	CE	WE	DQ	POWER
STANDBY	H	X	HIGH Z	STANDBY
READ	L	H	Q	ACTIVE
WRITE	L	L	DIN	ACTIVE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1 Watt
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C, Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

FAST SRAM

DESCRIPTION	CONDITIONS	SYMBOL	MAX						UNITS	NOTES
			-12	-15	-20	-25	-30	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}, V_{CC} = \text{Max.},$ Outputs Open	I _{CC}	140	130	120	110	100	100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}, V_{CC} = \text{Max}$	I _{SB1}	60	50	40	30	30	30	mA	
	$\overline{CE} \geq V_{CC} - 0.2, V_{CC} = \text{Max.}$ V _{IL} ≤ V _{SS} + 0.2, V _{IH} ≥ V _{CC} - 0.2, f = 0	I _{SB2}	5	5	5	5	5	5	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C, f = 1MHz V _{CC} = 5V	C _I		7	pF	4
Output Capacitance		C _O		7	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
 (Note 5) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $V_{CC} = 5V \pm 10\%$)

FAST SRAM

DESCRIPTION	SYM	-12		-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle															
READ cycle time	t_{RC}	12		15		20		25		30		35		ns	
Address access time	t_{AA}		12		15		20		25		30		35	ns	
Chip enable access time	t_{ACE}		12		12		15		20		25		30	ns	
Output hold from access change	t_{OH}	3		3		3		3		3		3		ns	
Chip enable to output in low Z	t_{LZCE}	3		3		5		5		5		5		ns	
Chip disable to output in high Z	t_{HZCE}		7		7		10		10		15		20	ns	6,7
Chip enable to power up time	t_{PU}	0		0		0		0		0		0		ns	
Chip disable to power down time	t_{PD}		12		15		20		25		30		35	ns	
WRITE Cycle															
WRITE cycle time	t_{WC}	12		15		20		25		30		35		ns	
Chip enable to end of write	t_{CW}	10		12		15		20		25		25		ns	
Address valid to end of write	t_{AW}	12		12		15		20		25		25		ns	
Address set-up time	t_{AS}	0		0		0		0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		0		0		0		ns	
Write pulse width	t_{WP}	10		12		15		20		25		25		ns	
Data set-up time	t_{DS}	8		8		10		10		15		15		ns	
Data hold time	t_{DH}	0		0		0		0		0		0		ns	
Write disable to output in low Z	t_{LZWE}	2		2		2		2		2		2		ns	
Write enable to output in high Z	t_{HZWE}	0	6	0	6	0	8	0	10	0	12	0	15	ns	6

AC TEST CONDITIONS

Input pulse levels	V _{ss} to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


1. All voltages referenced to V_{ss} (GND).
2. -3.0V for pulse width < 20ns.
3. I_{cc} is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. ^t_{HZCE} and ^t_{HZWE} are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, ^t_{HZCE} is less than ^t_{LZCE}.
8. \overline{WE} is HIGH for READ cycle.
9. Device is continuously selected. All chip enables held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. ^t_{RC} = Read Cycle Time.

FAST SRAM


DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT	NOTES
V _{cc} for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V _{CC} =2v		95	500	μA	
		V _{CC} =3v		350	750	μA	
Chip Deselect to Data Retention Time		^t _{CDR}	0		—	ns	4
Operation Recovery Time		^t _R	^t _{RC}			ns	4, 11


LOW V_{cc} DATA RETENTION WAVEFORM





READ CYCLE NO. 1 (NOTES 8, 9)




READ CYCLE NO. 2 (NOTES 7, 8, 10)




 DON'T CARE
 UNDEFINED

WRITE CYCLE NO. 1
(Write Enable Controlled)



WRITE CYCLE NO. 2
(Chip Enable Controlled)



 DON'T CARE

 UNDEFINED

FAST SRAM

SRAM

16K x 4 SRAM

WITH OUTPUT ENABLE

FEATURES

- High speed: 12, 15, 20, 25, 30 and 35ns
- High performance, low power, CMOS double metal process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} and \overline{OE} options
- All inputs and outputs are TTL compatible

OPTIONS

- Timing
 - 12ns access
 - 15ns access
 - 20ns access
 - 25ns access
 - 30ns access
 - 35ns access

MARKING

-12
-15
-20
-25
-30
-35

- Packages

Plastic DIP (300 mil)
Ceramic DIP (300 mil)
Plastic SOJ (300 mil)
Ceramic LCC

None
C
DJ
EC

- Two Volt Data Retention

L

GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable (\overline{CE}) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design.

Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

PIN ASSIGNMENT (Top View)


24L/300 DIP (PG, CG)



24L/300 SOJ (DJB)




28L/LCC (ECF)



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	OE	CE	WE	DQ	POWER
STANDBY	X	H	X	HIGH Z	STANDBY
READ	L	L	H	Q	ACTIVE
READ	H	L	H	HIGH Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

ABSOLUTE MAXIMUM RATINGS*

Voltage on V _{CC} supply relative to V _{SS}	-1.0V to +7.0V
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1 Watt
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C, V_{CC} = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

FAST SRAM

DESCRIPTION	CONDITIONS	SYMBOL	MAX						UNITS	NOTES
			-12	-15	-20	-25	-30	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}$, V _{CC} = Max., Outputs Open	I _{CC}	140	130	120	110	100	100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}$, V _{CC} = Max	I _{SB1}	60	50	40	30	30	30	mA	
	$\overline{CE} \geq V_{CC} - 0.2$, V _{CC} = Max. V _{IL} ≤ V _{SS} + 0.2, V _{IH} ≥ V _{CC} - 0.2, f = 0	I _{SB2}	5	5	5	5	5	5	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C, f = 1MHz V _{CC} = 5V	C _I		7	pF	4
Output Capacitance		C _O		7	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$)

FAST SRAM

DESCRIPTION	SYM	-12		-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle															
READ cycle time	t_{RC}	12		15		20		25		30		35		ns	
Address access time	t_{AA}		12		15		20		25		30		35	ns	
Chip enable access time	t_{ACE}		12		12		15		20		25		30	ns	
Output hold from access change	t_{OH}	3		3		3		3		3		3		ns	
Chip enable to output in low Z	t_{LZCE}	3		3		5		5		5		5		ns	
Chip disable to output in high Z	t_{HZCE}		7		7		10		10		15		20	ns	6,7
Chip enable to power up time	t_{PU}	0		0		0		0		0		0		ns	
Chip disable to power down time	t_{PD}		12		15		20		25		30		35	ns	
Output enable access time	t_{AOE}		7		7		9		10		15		20	ns	
Output enable to output in low Z	t_{LZOE}	0		0		0		0		0		0		ns	
Output disable to output in high Z	t_{HZOE}		6		6		10		10		15		20	ns	6
WRITE Cycle															
WRITE cycle time	t_{WC}	12		15		20		25		30		35		ns	
Chip enable to end of write	t_{CW}	10		12		15		20		25		25		ns	
Address valid to end of write	t_{AW}	12		12		15		20		25		25		ns	
Address set-up time	t_{AS}	0		0		0		0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		0		0		0		ns	
Write pulse width	t_{WP}	10		12		15		20		25		25		ns	
Data set-up time	t_{DS}	8		8		10		10		15		15		ns	
Data hold time	t_{DH}	0		0		0		0		0		0		ns	
Write disable to output in low Z	t_{LZWE}	2		2		2		2		2		2		ns	
Write enable to output in high Z	t_{HZWE}	0	6	0	6	0	8	0	10	0	12	0	15	ns	6

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


1. All voltages referenced to Vss (GND).
2. -3.0V for pulse width < 20ns.
3. Icc is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. ^tHZCE, ^tHZWE and ^tHZOE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE.
8. \overline{WE} is HIGH for READ cycle.
9. Device is continuously selected. All chip enables held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. ^tRC = Read Cycle Time.

FAST SDRAM


DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT	NOTES
Vcc for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$CE \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V _{CC} =2V		95	500	μA	
		V _{CC} =3V		350	750	μA	
Chip Deselect to Data Retention Time		^t CDR	0		—	ns	4
Operation Recovery Time		^t R	^t RC			ns	4, 11


LOW Vcc DATA RETENTION WAVEFORM





READ CYCLE NO. 1 (NOTES 8, 9)




READ CYCLE NO. 2 (NOTES 7, 8, 10)




 DON'T CARE
 UNDEFINED

WRITE CYCLE NO. 1
(Write Enable Controlled)



WRITE CYCLE NO. 2
(Chip Enable Controlled)



SRAM

16K x 4 SRAM

WITH SEPARATE INPUTS AND OUTPUTS

FEATURES

- High speed: 12, 15, 20, 25, 30 and 35ns
- High performance, low power, CMOS double metal process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with $\overline{CE}1$, $\overline{CE}2$ and \overline{OE} options
- All inputs and outputs are TTL compatible
- MT5C6406 – output tracks input during WRITE
- MT5C6407 – output high impedance during WRITE

OPTIONS

- Timing
 - 12ns access
 - 15ns access
 - 20ns access
 - 25ns access
 - 30ns access
 - 35ns access

MARKING

- Packages

Plastic DIP (300 mil)	None
Ceramic DIP (300 mil)	C
Plastic SOJ (300 mil)	DJ
Ceramic LCC	EC
- Two Volt Data Retention L

GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable (\overline{CE}) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design. The x 4 configuration features separate data input and output.

Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

PIN ASSIGNMENT (Top View)


28L/300 DIP (PJ, CI)



28L/300 SOJ (DJC)




28L/LCC (ECF)



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



FAST SDRAM

TRUTH TABLE

MODE	CE1	CE2	OE	WE	OUTPUTS	POWER
STANDBY	H	X	X	X	HIGH Z	STANDBY
STANDBY	X	H	X	X	HIGH Z	STANDBY
READ	L	L	L	H	Q	ACTIVE
READ	L	L	H	H	HIGH Z	ACTIVE
WRITE (1)	L	L	X	L	HIGH Z	ACTIVE
WRITE (2)	L	L	L	L	D	ACTIVE
WRITE (2)	L	L	H	L	HIGH Z	ACTIVE

NOTES: 1. MT5C6407 ONLY
2. MT5C6406 ONLY

ABSOLUTE MAXIMUM RATINGS*

Voltage on V _{CC} supply relative to V _{SS}	-1.0V to +7.0V
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1 Watt
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C, V_{CC} = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

FAST SRAM

DESCRIPTION	CONDITIONS	SYMBOL	MAX						UNITS	NOTES
			-12	-15	-20	-25	-30	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}$, V _{CC} = Max., Outputs Open	I _{CC}	140	130	120	110	100	100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}$, V _{CC} = Max	I _{SB1}	60	50	40	30	30	30	mA	
	$\overline{CE} \geq V_{CC} - 0.2$, V _{CC} = Max. V _{IL} ≤ V _{SS} + 0.2, V _{IH} ≥ V _{CC} - 0.2, f = 0	I _{SB2}	5	5	5	5	5	5	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C, f = 1MHz V _{CC} = 5V	C _I		7	pF	4
Output Capacitance		C _O		7	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$)

DESCRIPTION	SYM	-12		-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle															
READ cycle time	t_{RC}	12		15		20		25		30		35		ns	
Address access time	t_{AA}		12		15		20		25		30		35	ns	
Chip enable access time	t_{ACE}		12		12		15		20		25		30	ns	
Output hold from access change	t_{OH}	3		3		3		3		3		3		ns	
Chip enable to output in low Z	t_{LZCE}	3		3		5		5		5		5		ns	
Chip disable to output in high Z	t_{HZCE}		7		7		10		10		15		20	ns	6.7
Chip enable to power up time	t_{PU}	0		0		0		0		0		0		ns	
Chip disable to power down time	t_{PD}		12		15		20		25		30		35	ns	
Output enable access time	t_{AOE}		7		7		9		10		15		20	ns	
Output enable to output in low Z	t_{LZOE}	0		0		0		0		0		0		ns	
Output disable to output in high Z	t_{HZOE}		6		6		10		10		15		20	ns	6
WRITE Cycle															
WRITE cycle time	t_{WC}	12		15		20		25		30		35		ns	
Chip enable to end of write	t_{CW}	10		12		15		20		25		25		ns	
Address valid to end of write	t_{AW}	12		12		15		20		25		25		ns	
Address set-up time	t_{AS}	0		0		0		0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		0		0		0		ns	
Write pulse width	t_{WP}	10		12		15		20		25		25		ns	
Data set-up time	t_{DS}	8		8		10		10		15		15		ns	
Data hold time	t_{DH}	0		0		0		0		0		0		ns	
Write disable to output in low Z	t_{LZWE}	2		2		2		2		2		2		ns	
Write enable to output in high Z	t_{HZWE}	0	6	0	6	0	8	0	10	0	12	0	15	ns	6
Write enable to output valid	t_{AWE}		12		15		20		25		30		35	ns	
Data valid to output valid	t_{ADV}		12		15		20		25		30		35	ns	

FAST SDRAM

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


1. All voltages referenced to Vss (GND).
2. -3.0V for pulse width < 20ns.
3. Icc is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. t^{HZCE}, t^{HZWE} and t^{HZOE} are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, t^{HZCE} is less than t^{LZCE}.
8. WE is HIGH for READ cycle.
9. Device is continuously selected. All chip enables held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. t^{RC} = Read Cycle Time.

FAST SRAM


DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT	NOTES
Vcc for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V _{CC} =2v		95	500	μA	
		V _{CC} =3v		350	750	μA	
Chip Deselect to Data Retention Time		t ^{CDR}	0		—	ns	4
Operation Recovery Time		t ^R	t ^{RC}			ns	4, 11


LOW Vcc DATA RETENTION WAVEFORM



READ CYCLE NO. 1 (NOTES 8, 9)



READ CYCLE NO. 2 (NOTES 7, 8, 10)




 DON'T CARE


 UNDEFINED

FAST SRAM

WRITE CYCLE NO. 1
(Write Enable Controlled)



WRITE CYCLE NO. 2
(Chip Enable Controlled)



 DON'T CARE
 UNDEFINED

FAST SRAM

SRAM

32K x 8 SRAM

FEATURES

- High speed: 20, 25, 30, 35, and 45ns
- High performance, low power, CMOS double metal process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} and \overline{OE} options
- All inputs and outputs are TTL compatible

OPTIONS

- Timing
 - 20ns access
 - 25ns access
 - 30ns access
 - 35ns access
 - 45ns access

MARKING

- Packages

Plastic DIP (300 mil)	None
Plastic DIP (600 mil)	W
Ceramic DIP (300 mil)	C
Ceramic DIP (600 mil)	CW
Plastic SOJ (300 mil)	DJ
Ceramic LCC (28 pin)	EC
Ceramic LCC (32 pin)	ECW
- Two Volt Data Retention L

GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable (\overline{CE}) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design.

Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

PIN ASSIGNMENT (Top View)


28L/300/600 DIP (PJ, PK, CI, CK)




28L/300 SOJ (DJC)



28L/LCC (ECF)




32L/LCC (ECH)



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



FAST SDRAM

TRUTH TABLE

MODE	\overline{OE}	\overline{CE}	WE	DQ	POWER
STANDBY	X	H	X	HIGH Z	STANDBY
READ	L	L	H	Q	ACTIVE
READ	H	L	H	HIGH Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{CC} supply relative to V_{SS} -1.0V to +7.0V
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1 Watt
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C, V_{CC} = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

FAST SRAM

DESCRIPTION	CONDITIONS	SYMBOL	MAX					UNITS	NOTES
			-15	-20	-25	-30	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}$, V _{CC} = Max., Outputs Open	I _{CC}	105	95	95	90	90	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}$, V _{CC} = Max	I _{SB1}	30	25	25	25	25	mA	
	$\overline{CE} \geq V_{CC} - 0.2$, V _{CC} = Max. V _{IL} ≤ V _{SS} + 0.2, V _{IH} ≥ V _{CC} - 0.2, f = 0	I _{SB2}	5	5	5	7	7	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C, f = 1MHz V _{CC} = 5V	C _I		7	pF	4
Output Capacitance		C _O		5	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$)

DESCRIPTION	SYM	-20		-25		-30		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle													
READ cycle time	t_{RC}	20		25		30		35		45		ns	
Address access time	t_{AA}		20		25		30		35		45	ns	
Chip enable access time	t_{ACE}		20		25		30		35		45	ns	
Output hold from address change	t_{OH}	3		5		5		5		5		ns	
Chip enable to output in low Z	t_{LZCE}	6		6		6		6		6		ns	
Chip disable to output in high Z	t_{HZCE}		9		9		12		15		18	ns	6, 7
Chip enable to power up time	t_{PU}	0		0		0		0		0		ns	
Chip disable to power down time	t_{PD}		20		25		30		35		45	ns	
Output Enable Access Time	t_{AOE}		8		8		10		12		15	ns	
Output Enable to output in low Z	t_{LZOE}	2		2		2		2		2		ns	
Output disable to output in high Z	t_{HZOE}		7		7		10		12		15	ns	
WRITE Cycle													
WRITE cycle time	t_{WC}	20		20		25		30		35		ns	
Chip enable to end of write	t_{CW}	15		15		18		20		25		ns	
Address Valid to end of write	t_{AW}	15		15		18		20		25		ns	
Address set-up time	t_{AS}	0		0		0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		0		0		ns	
Write pulse width	t_{WP}	15		15		18		20		25		ns	
Data set-up time	t_{DS}	10		10		12		15		20		ns	
Data hold time	t_{DH}	0		0		0		0		0		ns	
Write disable to output in low Z	t_{LZWE}	5		5		5		5		5		ns	
Write enable to output in high Z	t_{HZWE}	0	10	0	10	0	12	0	15	0	18	ns	6

FAST SRAM

AC TEST CONDITIONS

Input pulse levels	V _{ss} to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


1. All voltages referenced to V_{ss} (GND).
2. -3.0V for pulse width < 20ns.
3. I_{cc} is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. ^tHZCE, ^tHZOE and ^tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE.
8. \overline{WE} is HIGH for READ cycle.
9. Device is continuously selected. All chip enables held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. ^tRC = Read Cycle Time.

FAST SRAM


DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT	NOTES
V _{CC} for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V _{CC} =2V		95	500	μA	
		V _{CC} =3V		350	750	μA	
Chip Deselect to Data Retention Time		^t CDR	0		—	ns	4
Operation Recovery Time		^t R	^t RC			ns	4, 11


LOW V_{CC} DATA RETENTION WAVEFORM





READ CYCLE NO. 1 (NOTES 8, 9)




READ CYCLE NO. 2 (NOTES 7, 8, 10)




 DON'T CARE
 UNDEFINED

WRITE CYCLE NO. 1
(Write Enable Controlled)



WRITE CYCLE NO. 2
(Chip Enable Controlled)



 DON'T CARE
 UNDEFINED

FAST SRAM

SRAM

64K x 1 SRAM

FEATURES

- High speed: 12, 15, 20, 25, 30 and 35ns
- High performance, low power, CMOS double metal process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} option
- All inputs and outputs are TTL compatible

OPTIONS

- Timing
 - 12ns access
 - 15ns access
 - 20ns access
 - 25ns access
 - 30ns access
 - 35ns access

MARKING

- Packages
 - Plastic DIP (300 mil) None
 - Ceramic DIP (300 mil) C
 - Plastic SOJ (300 mil) DJ
 - Ceramic LCC EC
- Two Volt Data Retention L

GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable (\overline{CE}) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design. The $\times 1$ configuration features separate data input and output.

Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

PIN ASSIGNMENT (Top View)


22L/300 DIP
(PF, CI)



24L/300 SOJ
(DJB)




22L/LCC
(ECE)



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	\overline{CE}	WE	DQ	POWER
STANDBY	H	X	HIGH Z	STANDBY
READ	L	H	Q	ACTIVE
WRITE	L	L	HIGH Z	ACTIVE

FAST SDRAM

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss	-1.0V to +7.0V
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1 Watt
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C, Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	Vcc + 1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ Vcc	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ Vcc	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX						UNITS	NOTES
			-12	-15	-20	-25	-30	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}, V_{CC} = \text{Max.},$ Outputs Open	I _{CC}	140	130	120	110	100	100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}, V_{CC} = \text{Max}$	I _{SB1}	60	50	40	30	30	30	mA	
	$\overline{CE} \geq V_{CC} - 0.2, V_{CC} = \text{Max.}$ V _{IL} ≤ V _{SS} + 0.2, V _{IH} ≥ V _{CC} - 0.2, f = 0	I _{SB2}	5	5	5	5	5	5	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C, f = 1MHz Vcc = 5V	C _I		7	pF	4
Output Capacitance		C _O		7	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $V_{CC} = 5V \pm 10\%$)

DESCRIPTION	SYM	-12		-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle															
READ cycle time	t_{RC}	12		15		20		25		30		35		ns	
Address access time	t_{AA}		12		15		20		25		30		35	ns	
Chip enable access time	t_{ACE}		12		12		15		20		25		30	ns	
Output hold from access change	t_{OH}	3		3		3		3		3		3		ns	
Chip enable to output in low Z	t_{LZCE}	3		3		5		5		5		5		ns	
Chip disable to output in high Z	t_{HZCE}		7		7		10		10		15		20	ns	6,7
Chip enable to power up time	t_{PU}	0		0		0		0		0		0		ns	
Chip disable to power down time	t_{PD}		12		15		20		25		30		35	ns	
WRITE Cycle															
WRITE cycle time	t_{WC}	12		15		20		25		30		35		ns	
Chip enable to end of write	t_{CW}	10		12		15		20		25		25		ns	
Address valid to end of write	t_{AW}	12		12		15		20		25		25		ns	
Address set-up time	t_{AS}	0		0		0		0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		0		0		0		ns	
Write pulse width	t_{WP}	10		12		15		20		25		25		ns	
Data set-up time	t_{DS}	8		8		10		10		15		15		ns	
Data hold time	t_{DH}	0		0		0		0		0		0		ns	
Write disable to output in low Z	t_{LZWE}	2		2		2		2		2		2		ns	
Write enable to output in high Z	t_{HZWE}	0	6	0	6	0	8	0	10	0	12	0	15	ns	6

FAST SRAM

AC TEST CONDITIONS

Input pulse levels	V _{ss} to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


1. All voltages referenced to V_{ss} (GND).
2. -3.0V for pulse width < 20ns.
3. I_{cc} is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. t_{HZCE} and t_{HZWE} are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}.
8. \overline{WE} is HIGH for READ cycle.
9. Device is continuously selected. All chip enables held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. t_{RC} = Read Cycle Time.

FAST SRAM


DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT	NOTES
V _{cc} for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$CE \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V _{CC} =2v	I _{CCDR}	95	500	μA	
		V _{CC} =3v		350	750	μA	
Chip Deselect to Data Retention Time		t _{CDR}	0		—	ns	4
Operation Recovery Time		t _R	t _{RC}			ns	4, 11


LOW V_{CC} DATA RETENTION WAVEFORM





READ CYCLE NO. 1 (NOTES 8, 9)




READ CYCLE NO. 2 (NOTES 7, 8, 10)




 DON'T CARE
 UNDEFINED

WRITE CYCLE NO. 1
(Write Enable Controlled)



WRITE CYCLE NO. 2
(Chip Enable Controlled)



FAST SRAM

SRAM

64K x 4 SRAM

FEATURES

- High speed: 20, 25, 30, 35, and 45ns
- High performance, low power, CMOS double metal process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} option
- All inputs and outputs are TTL compatible

OPTIONS

- Timing
 - 20ns access -20
 - 25ns access -25
 - 30ns access -30
 - 35ns access -35
 - 45ns access -45
- Packages
 - Plastic DIP (300 mil) None
 - Ceramic DIP (300 mil) C
 - Plastic SOJ (300 mil) DJ
 - Ceramic LCC EC
- Two Volt Data Retention L

MARKING

None
C
DJ
EC
L

GENERAL DESCRIPTION


The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.

For flexibility in high speed memory applications, Micron offers chip enable (\overline{CE}) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design.


Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

PIN ASSIGNMENT (Top View)




28L/LCC (ECF)



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



FAST SDRAM

TRUTH TABLE

MODE	CE	WE	DQ	POWER
STANDBY	H	X	HIGH Z	STANDBY
READ	L	H	Q	ACTIVE
WRITE	L	L	D	ACTIVE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss	-1.0V to +7.0V
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1 Watt
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C, Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

FAST SRAM

DESCRIPTION	CONDITIONS	SYMBOL	MAX					UNITS	NOTES
			-20	-25	-30	-35	-45		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}, V_{CC} = \text{Max.},$ Outputs Open	I _{CC}	105	95	95	90	90	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}, V_{CC} = \text{Max}$	I _{SB1}	30	25	25	25	25	mA	
	$\overline{CE} \geq V_{CC} - 0.2, V_{CC} = \text{Max.}$ V _{IL} ≤ V _{SS} + 0.2, V _{IH} ≥ V _{CC} - 0.2, f = 0	I _{SB2}	5	5	5	7	7	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C, f = 1MHz V _{CC} = 5V	C _I		7	pF	4
Output Capacitance		C _O		5	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $V_{CC} = 5V \pm 10\%$)

DESCRIPTION	SYM	-20		-25		-30		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle													
READ cycle time	t_{RC}	20		25		30		35		45		ns	
Address access time	t_{AA}		20		25		30		35		45	ns	
Chip enable access time	t_{ACE}		20		25		30		35		45	ns	
Output hold from address change	t_{OH}	3		5		5		5		5		ns	
Chip enable to output in low Z	t_{LZCE}	6		6		6		6		6		ns	
Chip disable to output in high Z	t_{HZCE}		9		9		12		15		18	ns	6, 7
Chip enable to power up time	t_{PU}	0		0		0		0		0		ns	
Chip disable to power down time	t_{PD}		20		25		30		35		45	ns	
WRITE Cycle													
WRITE cycle time	t_{WC}	20		20		25		30		35		ns	
Chip enable to end of write	t_{CW}	15		15		18		20		25		ns	
Address valid to end of write	t_{AW}	15		15		18		20		25		ns	
Address set-up time	t_{AS}	0		0		0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		0		0		ns	
Write pulse width	t_{WP}	15		15		18		20		25		ns	
Data set-up time	t_{DS}	10		10		12		15		20		ns	
Data hold time	t_{DH}	0		0		0		0		0		ns	
Write disable to output in low Z	t_{LZWE}	5		5		5		5		5		ns	
Write enable to output in high Z	t_{HZWE}	0	10	0	10	0	12	0	15	0	18	ns	6

FAST SRAM

AC TEST CONDITIONS

Input pulse levels	V _{ss} to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


1. All voltages referenced to V_{ss} (GND).
2. -3.0V for pulse width < 20ns.
3. I_{cc} is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. ^tHZCE and ^tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE.
8. **WE** is HIGH for READ cycle.
9. Device is continuously selected. All chip enables held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. ^tRC = Read Cycle Time.

FAST SRAM


DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT	NOTES
V _{cc} for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{cc} - 0.2V)$ $V_{IN} \geq (V_{cc} - 0.2V)$ or $\leq 0.2V$	I _{ccDR}		95	500	μA	
	V _{cc} =2v			350	750	μA	
Chip Deselect to Data Retention Time		^t CDR	0		—	ns	4
Operation Recovery Time		^t R	^t RC			ns	4, 10


LOW V_{cc} DATA RETENTION WAVEFORM





READ CYCLE NO. 1 (NOTES 8, 9)




READ CYCLE NO. 2 (NOTES 7, 8, 10)




 DON'T CARE
 UNDEFINED

FAST SDRAM

WRITE CYCLE NO. 1
(Write Enable Controlled)



WRITE CYCLE NO. 2
(Chip Enable Controlled)



 DON'T CARE
 UNDEFINED

FAST SRAM

SRAM

64K x 4 SRAM

WITH OUTPUT ENABLE

FEATURES

- High speed: 20, 25, 30, 35, and 45ns
- High performance, low power, CMOS double metal process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} and \overline{OE} options
- All inputs and outputs are TTL compatible

OPTIONS

- Timing
 - 20ns access
 - 25ns access
 - 30ns access
 - 35ns access
 - 45ns access

MARKING

- Packages
 - Plastic DIP (300 mil) None
 - Ceramic DIP (300 mil) C
 - Plastic SOJ (300 mil) DJ
 - Ceramic LCC EC
- Two Volt Data Retention L

GENERAL DESCRIPTION


The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.

For flexibility in high speed memory applications, Micron offers chip enable (\overline{CE}) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design.

Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

PIN ASSIGNMENT (Top View)



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	\overline{OE}	\overline{CE}	WE	DQ	POWER
STANDBY	X	H	X	HIGH Z	STANDBY
READ	L	L	H	Q	ACTIVE
READ	H	L	H	HIGH Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

FAST SDRAM

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss	-1.0V to +7.0V
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1 Watt
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C, Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

FAST SRAM

DESCRIPTION	CONDITIONS	SYMBOL	MAX					UNITS	NOTES
			-20	-25	-30	-35	-45		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}$, V _{CC} = Max., Outputs Open	I _{CC}	105	95	95	90	90	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}$, V _{CC} = Max	I _{SB1}	30	25	25	25	25	mA	
	$\overline{CE} \geq V_{CC} - 0.2$, V _{CC} = Max. V _{IL} ≤ V _{SS} + 0.2, V _{IH} ≥ V _{CC} - 0.2, f = 0	I _{SB2}	5	5	5	7	7	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C, f = 1MHz V _{CC} = 5V	C _I		7	pF	4
Output Capacitance		C _O		5	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
 (Note 5) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$)

FAST SRAM

DESCRIPTION	SYM	-20		-25		-30		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle													
READ cycle time	t_{RC}	20		25		30		35		45		ns	
Address access time	t_{AA}		20		25		30		35		45	ns	
Chip enable access time	t_{ACE}		20		25		30		35		45	ns	
Output hold from address change	t_{OH}	3		5		5		5		5		ns	
Chip enable to output in low Z	t_{LZCE}	6		6		6		6		6		ns	
Chip disable to output in high Z	t_{HZCE}		9		9		12		15		18	ns	6, 7
Chip enable to power up time	t_{PU}	0		0		0		0		0		ns	
Chip disable to power down time	t_{PD}		20		25		30		35		45	ns	
Output Enable Access Time	t_{AOE}		8		8		10		12		15	ns	
Output Enable to output in low Z	t_{LZOE}	2		2		2		2		2		ns	
Output disable to out put in high Z	t_{HZOE}		7		7		10		12		15	ns	
WRITE Cycle													
WRITE cycle time	t_{WC}	20		20		25		30		35		ns	
Chip enable to end of write	t_{CW}	15		15		18		20		25		ns	
Address Valid to end of write	t_{AW}	15		15		18		20		25		ns	
Address set-up time	t_{AS}	0		0		0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		0		0		ns	
Write pulse width	t_{WP}	15		15		18		20		25		ns	
Data set-up time	t_{DS}	10		10		12		15		20		ns	
Data hold time	t_{DH}	0		0		0		0		0		ns	
Write disable to output in low Z	t_{LZWE}	5		5		5		5		5		ns	
Write enable to output in high Z	t_{HZWE}	0	10	0	10	0	12	0	15	0	18	ns	6

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


1. All voltages referenced to Vss (GND).
2. -3.0V for pulse width < 20ns.
3. I_{CC} is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. ^tHZCE, ^tHZOE and ^tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE.
8. \overline{WE} is HIGH for READ cycle.
9. Device is continuously selected. All chip enables held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. ^tRC = Read Cycle Time.

FAST SRAM


DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT	NOTES
V _{CC} for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	I _{CCDR}	V _{CC} =2v	95	500	μA	
	V _{CC} =3v			350	750	μA	
Chip Deselect to Data Retention Time		^t CDR	0		—	ns	4
Operation Recovery Time		^t R	^t RC			ns	4, 11


LOW V_{CC} DATA RETENTION WAVEFORM





READ CYCLE NO. 1 (NOTES 8, 9)




READ CYCLE NO. 2 (NOTES 7, 8, 10)




 DON'T CARE
 UNDEFINED

WRITE CYCLE NO. 1
(Write Enable Controlled)



WRITE CYCLE NO. 2
(Chip Enable Controlled)



 DON'T CARE
 UNDEFINED

 FAST SRAM

SRAM

128K x 8 SRAM

FEATURES

- High speed: 25, 35 and 45ns
- Automatic chip enable power down
- All inputs and outputs are TTL compatible
- High performance, low power, CMOS process
- Single +5V ($\pm 10\%$) power supply
- Low power, ICC (max.) 70mA

OPTIONS

- Timing
 - 25ns access
 - 35ns access
 - 45ns access
- Packages
 - Plastic DIP
 - Ceramic DIP
- Two Volt Data Retention


MARKING

-25
-35
-45

None
C

L

PIN ASSIGNMENT (Top View)



FAST SRAM

GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.

For flexibility in high speed memory applications, Micron offers chip enable (\overline{CE}) on all organizations. Output enable (\overline{OE}) is an enhancement available and can place the output in a high impedance state for additional flexibility in system design.

Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} goes to LOW. \overline{OE} must also be LOW to read the device. The devices offer a reduced power standby mode when disabled. This allows system designs for low power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

 FAST SRAM

SRAM

256K x 1 SRAM

FEATURES

- High speed: 20, 25, 30, 35, and 45ns
- High performance, low power, CMOS double metal process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} option
- All inputs and outputs are TTL compatible

OPTIONS

- Timing
 - 20ns access
 - 25ns access
 - 30ns access
 - 35ns access
 - 45ns access

MARKING

- | | |
|---------------------------|------|
| • Packages | |
| Plastic DIP (300 mil) | None |
| Ceramic DIP (300 mil) | C |
| Plastic SOJ (300 mil) | DJ |
| Ceramic LCC | EC |
| • Two Volt Data Retention | L |

GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable (\overline{CE}) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design. The x 1 configuration features separate data input and output.

Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

PIN ASSIGNMENT (Top View)


24L/300 DIP (PG, CG)



24L/300 SOJ (DJB)




28L/LCC (ECF)



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	\overline{CE}	\overline{WE}	OUTPUT	POWER
STANDBY	H	X	HIGH Z	STANDBY
READ	L	H	Q	ACTIVE
WRITE	L	L	HIGH Z	ACTIVE

ABSOLUTE MAXIMUM RATINGS*

Voltage on V _{CC} supply relative to V _{SS}	-1.0V to +7.0V
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1 Watt
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C, V_{CC} = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

FAST SRAM

DESCRIPTION	CONDITIONS	SYMBOL	MAX					UNITS	NOTES
			-20	-25	-30	-35	-45		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}, V_{CC} = \text{Max.},$ Outputs Open	I _{CC}	105	95	95	90	90	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}, V_{CC} = \text{Max}$	I _{SB1}	30	25	25	25	25	mA	
	$\overline{CE} \geq V_{CC} - 0.2, V_{CC} = \text{Max.}$ V _{IL} ≤ V _{SS} + 0.2, V _{IH} ≥ V _{CC} - 0.2, f = 0	I _{SB2}	5	5	5	7	7	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C, f = 1MHz V _{CC} = 5V	C _I		7	pF	4
Output Capacitance		C _O		5	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $V_{CC} = 5V \pm 10\%$)

DESCRIPTION	SYM	-20		-25		-30		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle													
READ cycle time	t_{RC}	20		25		30		35		45		ns	
Address access time	t_{AA}		20		25		30		35		45	ns	
Chip enable access time	t_{ACE}		20		25		30		35		45	ns	
Output hold from address change	t_{OH}	3		5		5		5		5		ns	
Chip enable to output in low Z	t_{LZCE}	6		6		6		6		6		ns	
Chip disable to output in high Z	t_{HZCE}		9		9		12		15		18	ns	6, 7
Chip enable to power up time	t_{PU}	0		0		0		0		0		ns	
Chip disable to power down time	t_{PD}		20		25		30		35		45	ns	
WRITE Cycle													
WRITE cycle time	t_{WC}	20		20		25		30		35		ns	
Chip enable to end of write	t_{CW}	15		15		18		20		25		ns	
Address valid to end of write	t_{AW}	15		15		18		20		25		ns	
Address set-up time	t_{AS}	0		0		0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		0		0		ns	
Write pulse width	t_{WP}	15		15		18		20		25		ns	
Data set-up time	t_{DS}	10		10		12		15		20		ns	
Data hold time	t_{DH}	0		0		0		0		0		ns	
Write disable to output in low Z	t_{LZWE}	5		5		5		5		5		ns	
Write enable to output in high Z	t_{HZWE}	0	10	0	10	0	12	0	15	0	18	ns	6

FAST SRAM

AC TEST CONDITIONS

Input pulse levels	V _{ss} to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


1. All voltages referenced to V_{ss} (GND).
2. -3.0V for pulse width < 20ns.
3. I_{cc} is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. ^tHZCE and ^tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE.
8. \overline{WE} is HIGH for READ cycle.
9. Device is continuously selected. All chip enables held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. at V_{cc} = 2V.
12. at V_{cc} = 3V.
13. ^tRC = Read Cycle Time.

FAST SRAM


DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT	NOTES
V _{cc} for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V _{cc} =2v	I _{ccDR}	95	500	μA	
		V _{cc} =3v		350	750	μA	
Chip Deselect to Data Retention Time		^t CDR	0		—	ns	4
Operation Recovery Time		^t R	^t RC			ns	4, 11


LOW V_{cc} DATA RETENTION WAVEFORM





READ CYCLE NO. 1 (NOTES 8, 9)




READ CYCLE NO. 2 (NOTES 7, 8, 10)






 DON'T CARE
 UNDEFINED

WRITE CYCLE NO. 1
(Write Enable Controlled)



WRITE CYCLE NO. 2
(Chip Enable Controlled)



 DON'T CARE
 UNDEFINED

FAST SRAM

SRAM

256K x 4 SRAM

WITH OUTPUT ENABLE

FEATURES

- High speed: 25, 35 and 45ns
- Automatic chip enable power down
- All inputs and outputs are TTL compatible
- High performance, low power, CMOS process
- Single +5V ($\pm 10\%$) power supply
- Low power, ICC (max.) 70mA

OPTIONS

- Timing
 - 25ns access
 - 35ns access
 - 45ns access
- Packages
 - Plastic DIP
 - Ceramic DIP
- Two Volt Data Retention

MARKING

-25
-35
-45

None
C

L

GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable (\overline{CE}) on all organizations. Output enable (\overline{OE}) is an enhancement available and can place the output in a high impedance state for additional flexibility in system design.

Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} goes to LOW. \overline{OE} must also be LOW to read the device. The devices offer a reduced power standby mode when disabled. This allows system designs for low power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

PIN ASSIGNMENT (Top View)

28L/DIP



FAST SRAM

FAST SRAM

SRAM

1MEG x 1 SRAM

FEATURES

- High speed: 25, 35 and 45ns
- Automatic chip enable power down
- All inputs and outputs are TTL compatible
- High performance, low power, CMOS process
- Single +5V ($\pm 10\%$) power supply
- Low power, ICC (max.) 70mA

OPTIONS

- Timing
 - 25ns access
 - 35ns access
 - 45ns access
- Packages
 - Plastic DIP
 - Ceramic DIP
- Two Volt Data Retention

MARKING

- 25
- 35
- 45
- None
- C
- L

PIN ASSIGNMENT (Top View)

28L/DIP

A10	1	28	Vcc
A11	2	27	A9
A12	3	26	A8
A13	4	25	A7
A14	5	24	A6
A15	6	23	A5
NC	7	22	A4
A16	8	21	NC
A17	9	20	A3
A18	10	19	A2
A19	11	18	A1
Q	12	17	A0
WE	13	16	D
Vss	14	15	CE

FAST SRAM

GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.

For flexibility in high speed memory applications, Micron offers chip enable (\overline{CE}) on all organizations. The x 1 organization features separate data input and output.

Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} goes to LOW. The devices offer a reduced power standby mode when disabled. This allows system designs for low power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

 FAST SRAM

DYNAMIC RAMs	1
DYNAMIC RAM MODULES	2
MULTIPORT DYNAMIC RAMs	3
STATIC RAMs	4
STATIC RAM MODULES	5
CACHE DATA RAMs	6
FIFO MEMORIES	7
APPLICATION INFORMATION	8
MILITARY INFORMATION	9
PACKAGE INFORMATION	10
SALES INFORMATION	11

SRAM MODULE PRODUCT SELECTION GUIDE

Memory Configuration	Optional Access Cycle	Part Number	Access Time (ns)	Package and No. of Pins		Process	Page
				DIP			
32K X16	CE & OE	MT85C1632	30, 35, 45ns	40		CMOS	5-3
64K X16	CE & OE	MT85C1664	30, 35, 45ns	40		CMOS	5-11
128K X 8	CE & OE	MT85C8128	30, 35, 45ns	32		CMOS	5-19

SRAM MODULE

32K x 16 SRAM

FEATURES

- High speed: 30ns, 35ns and 45ns
- High performance, low power, CMOS process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} function
- Upper and Lower Byte Select
- All inputs and outputs are TTL compatible


OPTIONS

- Timing
- 30ns access
- 35ns access
- 45ns access

MARKING

- | | |
|---------------------------|------|
| • Packages: | |
| 40-pin DIP (600 mil) | None |
| • Two Volt Data Retention | L |

PIN ASSIGNMENT (Top View) 40 PIN DIP (MT)



* Address A15 must be connected to Vss

SRAM MODULE

GENERAL DESCRIPTION

The MT85C1632 is a high speed SRAM memory module containing 32,768 words organized in a x16-bit configuration. The Micron DIP style module is manufactured using two 32Kx8 fast static RAMs together with a CMOS decoder which are mounted on a FR4 printed circuit board.


The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.

Writing to these devices is accomplished when write enable (\overline{WE}) and chip enable (\overline{CE}) inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and

\overline{CE} goes LOW. \overline{LB} and \overline{UB} control the lower and upper byte selection. \overline{CE} can place the output in a high impedance state for additional flexibility in system design. Memory expansion is accomplished by use of the output enable (\overline{OE}) function. Address bit (A15) should be externally grounded for proper operation.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible. The L option offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	CE	UB	LB	OE	WE	A15	DQ OPERATION	POWER
STANDBY	H	X	X	X	X	L	HIGH Z	STANDBY
STANDBY	L	H	H	X	X	L	HIGH Z	STANDBY
READ: WORD	L	L	L	L	H	L	Q (1-16)	ACTIVE (X16)
READ: LOWER BYTE	L	H	L	L	H	L	Q (1-8)	ACTIVE (X8)
READ: UPPER BYTE	L	L	H	L	H	L	Q (9-16)	ACTIVE (X8)
READ: WORD	L	L	L	H	H	L	HIGH Z	ACTIVE (X16)
READ: LOWER BYTE	L	H	L	H	H	L	HIGH Z	ACTIVE (X8)
READ: UPPER BYTE	L	L	H	H	H	L	HIGH Z	ACTIVE (X8)
WRITE: WORD	L	L	L	X	L	L	D (1-16)	ACTIVE (X16)
WRITE: LOWER BYTE	L	H	L	X	L	L	D (1-8)	ACTIVE (X8)
WRITE: UPPER BYTE	L	L	H	X	L	L	D (9-16)	ACTIVE (X8)

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{CC} supply relative to V_{SS} -1.0V to +7.0V
 Storage Temperature -55°C to +150°C
 Power Dissipation 1 Watt
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C, V_{CC} = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	10	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-10	10	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Current: Operating in x16 Mode	$\overline{CE} \leq V_{IL}$, V _{CC} = Max., Outputs Open	I _{CCx16}		290	mA	3
Power Supply Current: Operating in x8 Mode	$\overline{CE} \leq V_{IL}$, V _{CC} = Max., Outputs Open	I _{CCx8}		180	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}$, V _{CC} = Max.	I _{SB1}		110	mA	
	$\overline{CE} \geq V_{CC} - 0.2$, V _{CC} = Max. V _{IL} ≤ V _{SS} + 0.2, V _{IH} ≥ V _{CC} - 0.2, f = 0	I _{SB2}		20	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C, f = 1MHz V _{CC} = 5V	C _I		32	pF	4
Output Capacitance		C _O		32	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$)

DESCRIPTION	SYM	-30		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle									
READ cycle time	t_{RC}	30		35		45		ns	
Address access time	t_{AA}		30		35		45	ns	
Chip Enable access time	t_{ACE}		30		35		45	ns	
Output hold from address change	t_{OH}	5		5		5		ns	
Chip Enable LOW to output in low Z	t_{LZCE}	5		5		5		ns	7
Chip Enable to output in high Z	t_{HZCE}		20		20		25	ns	6, 7
Chip Enable LOW to power up time	t_{PU}	0		0		0		ns	
Chip Enable HIGH to power down time	t_{PD}		30		35		45	ns	
Output Enable Access Time	t_{AOE}		20		20		25	ns	
Output Enable LOW to output in low Z	t_{LZOE}	0		0		0		ns	
Output Enable HIGH to output in high Z	t_{HZOE}		20		20		30	ns	
WRITE Cycle									
WRITE cycle time	t_{WC}	30		35		45		ns	
Chip enable to end of write	t_{CW}	25		30		30		ns	
Address Valid to end of write	t_{AW}	25		25		30		ns	
Address set-up time	t_{AS}	0		0		0		ns	
Address hold from end of write	t_{AH}	2		2		2		ns	
Write pulse width	t_{WP}	25		25		30		ns	
Data set-up time	t_{DS}	15		15		18		ns	
Data hold time	t_{DH}	0		0		0		ns	
Write Enable LOW to output in low Z	t_{LZWE}	0		0		0		ns	
Write Enable HIGH to output in high Z	t_{HZWE}	0	20	0	15	0	15	ns	6

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


NOTES

1. All voltages referenced to Vss (GND).
2. -3.0V for pulse width < 20ns.
3. Icc is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. t_{HZCE} and t_{HZWE} are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}.
8. \overline{WE} is HIGH for READ cycle.
9. Device is continuously selected. All chip enables held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.


DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT	NOTES
Vcc for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$CE \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V _{CC} =2V	I _{CCDR}	0.9	4	mA	
		V _{CC} =3V		1.9	5	mA	
Chip Deselect to Data Retention Time		t _{CDR}	0		—	ns	4
Operation Recovery Time		t _R	t _{RC}			ns	4


LOW Vcc DATA RETENTION WAVEFORM





READ CYCLE NO. 1 (Notes 8, 9)




READ CYCLE NO. 2 (Notes 7, 8, 10)




 DON'T CARE
 UNDEFINED

WRITE CYCLE NO. 1
(Write Enable Controlled)




WRITE CYCLE NO. 2
(Chip Enable Controlled)



 DON'T CARE
 UNDEFINED

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	\overline{CE}	\overline{UB}	\overline{LB}	\overline{OE}	\overline{WE}	DQ OPERATION	POWER
STANDBY	H	X	X	X	X	HIGH Z	STANDBY
STANDBY	L	H	H	X	X	HIGH Z	STANDBY
READ: WORD	L	L	L	L	H	Q (1-16)	ACTIVE (X16)
READ: LOWER BYTE	L	H	L	L	H	Q (1-8)	ACTIVE (X8)
READ: UPPER BYTE	L	L	H	L	H	Q (9-16)	ACTIVE (X8)
READ: WORD	L	L	L	H	H	HIGH Z	ACTIVE (X16)
READ: LOWER BYTE	L	H	L	H	H	HIGH Z	ACTIVE (X8)
READ: UPPER BYTE	L	L	H	H	H	HIGH Z	ACTIVE (X8)
WRITE: WORD	L	L	L	X	L	D (1-16)	ACTIVE (X16)
WRITE: LOWER BYTE	L	H	L	X	L	D (1-8)	ACTIVE (X8)
WRITE: UPPER BYTE	L	L	H	X	L	D (9-16)	ACTIVE (X8)

SRAM MODULE

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{CC} supply relative to V_{SS} -1.0V to +7.0V
 Storage Temperature -55°C to +150°C
 Power Dissipation 1 Watt
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C, V_{CC} = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	10	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-10	10	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Current: Operating in x16 Mode	$\overline{CE} \leq V_{IL}, V_{CC} = \text{Max.},$ Outputs Open	I _{CCX16}		290	mA	3
Power Supply Current: Operating in x8 Mode	$\overline{CE} \leq V_{IL}, V_{CC} = \text{Max.},$ Outputs Open	I _{CCX8}		180	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}, V_{CC} = \text{Max.}$	I _{SB1}		110	mA	
	$\overline{CE} \geq V_{CC} - 0.2, V_{CC} = \text{Max.}$ V _{IL} ≤ V _{SS} + 0.2, V _{IH} ≥ V _{CC} - 0.2, f = 0	I _{SB2}		20	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C, f = 1MHz V _{CC} = 5V	C _I		32	pF	4
Output Capacitance		C _O		32	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$)

SRAM MODULE

DESCRIPTION	SYM	-30		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle									
READ cycle time	t_{RC}	30		35		45		ns	
Address access time	t_{AA}		30		35		45	ns	
Chip Enable access time	t_{ACE}		30		35		45	ns	
Output hold from address change	t_{OH}	5		5		5		ns	
Chip Enable LOW to output in low Z	t_{LZCE}	5		5		5		ns	7
Chip Enable to output in high Z	t_{HZCE}		20		20		25	ns	6, 7
Chip Enable LOW to power up time	t_{PU}	0		0		0		ns	
Chip Enable HIGH to power down time	t_{PD}		30		35		45	ns	
Output Enable Access Time	t_{AOE}		20		20		25	ns	
Output Enable LOW to output in low Z	t_{LZOE}	0		0		0		ns	
Output Enable HIGH to output in high Z	t_{HZOE}		20		20		30	ns	
WRITE Cycle									
WRITE cycle time	t_{WC}	30		35		45		ns	
Chip enable to end of write	t_{CW}	25		30		30		ns	
Address Valid to end of write	t_{AW}	25		25		30		ns	
Address set-up time	t_{AS}	0		0		0		ns	
Address hold from end of write	t_{AH}	2		2		2		ns	
Write pulse width	t_{WP}	25		25		30		ns	
Data set-up time	t_{DS}	15		15		18		ns	
Data hold time	t_{DH}	0		0		0		ns	
Write Enable LOW to output in low Z	t_{LZWE}	0		0		0		ns	
Write Enable HIGH to output in high Z	t_{HZWE}	0	20	0	15	0	15	ns	6

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


NOTES

1. All voltages referenced to Vss (GND).
2. -3.0V for pulse width < 20ns.
3. Icc is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. t_{HZCE} and t_{HZWE} are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}.
8. \overline{WE} is HIGH for READ cycle.
9. Device is continuously selected. All chip enables held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.


DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT	NOTES
Vcc for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V _{CC} =2V I _{CCDR}		0.9	4	mA	
		V _{CC} =3V		1.9	5	mA	
Chip Deselect to Data Retention Time		t _{CDR}	0		—	ns	4
Operation Recovery Time		t _R	t _{RC}			ns	4


LOW V_{CC} DATA RETENTION WAVEFORM




READ CYCLE NO. 1 (Notes 8, 9)




READ CYCLE NO. 2 (Notes 7, 8, 10)






 DON'T CARE
 UNDEFINED

WRITE CYCLE NO. 1
(Write Enable Controlled)



WRITE CYCLE NO. 2
(Chip Enable Controlled)



 DON'T CARE
 UNDEFINED

SRAM MODULE

128K x 8 SRAM

FEATURES

- High speed: 30ns, 35ns and 45ns
- High performance, low power, CMOS process
- Single +5V (±10%) power supply
- Easy memory expansion with \overline{CE} function
- All inputs and outputs are TTL compatible

OPTIONS

- Timing
 - 30ns access
 - 35ns access
 - 45ns access
- Packages:
 - 32-pin DIP (600 mil)
- Two Volt Data Retention

MARKING


-30
-35
-45

None

L

PIN ASSIGNMENT (Top View)

32 PIN DIP (MR)



SRAM MODULES

GENERAL DESCRIPTION

The MT85C8128 is a high speed SRAM memory module containing 131,072 words organized in a x8-bit configuration. The Micron DIP style module is manufactured using four 32Kx8 fast static RAMs together with a TTL (30ns and 35ns) or CMOS (45ns) decoder mounted on a FR4 printed circuit board.


The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.

Writing to these devices is accomplished when write enable (\overline{WE}) and chip enable (\overline{CE}) inputs are both LOW. The

CMOS decoder is used to interpret the higher order address bits (A15-16) to select one of the four fast static RAMs. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} goes LOW. \overline{CE} can place the output in a high impedance state for additional flexibility in system design. Memory expansion is accomplished by use of the output enable (\overline{OE}) function.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible. The L option offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	\overline{OE}	\overline{CE}	WE	DQ	POWER
STANDBY	X	H	X	HIGH Z	STANDBY
READ	L	L	H	Q	ACTIVE
READ	H	L	H	HIGH Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

SRAM MODULES

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Storage Temperature -55°C to +150°C
 Power Dissipation 1 Watt
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C, Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	-30, -35	-45	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} +1	V _{CC} +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	A0-A14	-10	10	10	μA	
		A15, A16, \overline{CE}	-10	600	10	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-10	10	10	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		10	V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	0.4	V	1

SRAM MODULES

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX		UNITS	NOTES
				-30, -35	-45		
Power Supply	$\overline{CE} \leq V_{IL}$, V _{CC} = Max.,	I _{CC}		180	160	mA	3
Current: Operating	Outputs Open						
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}$, V _{CC} = Max.	I _{SB1}		110	110	mA	
	$\overline{CE} \geq V_{CC} - 0.2$, V _{CC} = Max. V _{IL} ≤ V _{SS} + 0.2, V _{IH} ≥ V _{CC} - 0.2, f = 0	I _{SB2}		40	20	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C, f = 1MHz V _{CC} = 5V	C _I		32	pF	4
Output Capacitance		C _O		32	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $V_{CC} = 5V \pm 10\%$)

DESCRIPTION	SYM	-30		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle									
READ cycle time	t_{RC}	30		35		45		ns	
Address access time	t_{AA}		30		35		45	ns	
Chip Enable access time	t_{ACE}		30		35		45	ns	
Output hold from address change	t_{OH}	5		5		5		ns	
Chip Enable LOW to output in low Z	t_{LZCE}	5		5		5		ns	7
Chip Enable to output in high Z	t_{HZCE}		20		20		25	ns	6, 7
Chip Enable LOW to power up time	t_{PU}	0		0		0		ns	
Chip Enable HIGH to power down time	t_{PD}		30		35		45	ns	
Output Enable Access Time	t_{AOE}		20		20		25	ns	
Output Enable LOW to output in low Z	t_{LZOE}	0		0		0		ns	
Output Enable HIGH to output in high Z	t_{HZOE}		20		20		30	ns	
WRITE Cycle									
WRITE cycle time	t_{WC}	30		35		45		ns	
Chip enable to end of write	t_{CW}	25		30		30		ns	
Address Valid to end of write	t_{AW}	25		25		30		ns	
Address set-up time	t_{AS}	0		0		0		ns	
Address hold from end of write	t_{AH}	2		2		2		ns	
Write pulse width	t_{WP}	25		25		30		ns	
Data set-up time	t_{DS}	15		15		18		ns	
Data hold time	t_{DH}	0		0		0		ns	
Write Enable LOW to output in low Z	t_{LZWE}	0		0		0		ns	
Write Enable HIGH to output in high Z	t_{HZWE}	0	20	0	15	0	15	ns	6

AC TEST CONDITIONS

Input pulse levels	V _{ss} to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


NOTES

1. All voltages referenced to V_{ss} (GND).
2. -3.0V for pulse width < 20ns.
3. I_{cc} is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. t_{HZCE} and t_{HZWE} are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}.
8. WE is HIGH for READ cycle.
9. Device is continuously selected. All chip enables held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.

DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT	NOTES
V _{cc} for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V _{CC} =2V	I _{ccDR}	.9	4	mA	
		V _{CC} =3V			1.9	5	mA
Chip Deselect to Data Retention Time		t _{CDR}	0		—	ns	4
Operation Recovery Time		t _R	t _{RC}			ns	4, 10

LOW V_{cc} DATA RETENTION WAVEFORM






SRAM MODULES

READ CYCLE NO. 1 (Notes 8, 9)




READ CYCLE NO. 2 (Notes 7, 8, 10)






 DON'T CARE
 UNDEFINED

WRITE CYCLE NO. 1
(Write Enable Controlled)



WRITE CYCLE NO. 2
(Chip Enable Controlled)



 DON'T CARE
 UNDEFINED

DYNAMIC RAMs	1
DYNAMIC RAM MODULES	2
MULTIPOINT DYNAMIC RAMs	3
STATIC RAMs	4
STATIC RAM MODULES	5
CACHE DATA RAMs	6
FIFO MEMORIES	7
APPLICATION INFORMATION	8
MILITARY INFORMATION	9
PACKAGE INFORMATION	10
SALES INFORMATION	11

CACHE DATA RAM PRODUCT SELECTION GUIDE

Memory Configuration	Control Functions	Part Number	Access Time (ns)	Package PLCC	Process	Page
Dual 4K x 16 or Single 8K x 16	Mode, Byte Select CE, OE Address Latch	MT56C0816	25, 35, 45	52	CMOS	6-3
Dual 4K x 18 or Single 8K x 18	Mode, Byte Select CE, OE Address Latch	MT56C0818	25, 35, 45	52	CMOS	6-13

CACHE DATA STATIC RAM

DUAL 4K x 16 SRAM, SINGLE 8K x 16 SRAM CONFIGURABLE CACHE DATA SRAM

FEATURES

- Operates as two 4K x 16 SRAMs with common addresses and data; also configurable as a single 8K x 16 SRAM
- Built-in input address latches
- Separate upper and lower Byte Select
- Fast access times: 25ns, 35ns and 45ns allows operation with 33, 25, and 20 MHz microprocessor systems
- Fast output enable: 10ns
- Directly interfaces with the Intel 82385 cache memory controller and 80386 microprocessor

OPTIONS

- Timing
 - 25ns access (33 MHz)
 - 35ns access (25 MHz)
 - 45ns access (20 MHz)

- Packages
 - 52-pin PLCC


MARKING

-25
-35
-45

EJ

PIN ASSIGNMENT (Top View)

52 Pin LCC (EJB)



CACHE DATA STATIC RAMS

GENERAL DESCRIPTION

The MT56C0816 is one of a family of fast SRAM cache memories. It employs a high speed, low power design using a 4-transistor memory cell. It is fabricated using double layer polysilicon, double layer metal CMOS technology.

The MT56C0816 is a highly integrated cache data memory building block. It easily interfaces with the Intel 82385 cache controller in either the direct mapped or two-way set associative mode. A mode control pin (MODE) determines the configuration of the memory. When this pin is held LOW, the device functions as an 8K word by 16 bit SRAM. When the mode pin is HIGH, the device is configured as a dual 4K word by 16 bit SRAM.

Input addresses are latched in the on-chip register on the negative edge of the CALEN signal. This register is functionally equivalent to a 74LS373.

The memory functions are controlled by the chip select (\overline{CE} , $\overline{CS0}$ and $\overline{CS1}$), output enable (\overline{CEOA} and \overline{COEB}) and

write enable (\overline{CWEA} and \overline{CWEB}) signals.


In either the direct mapped (direct) or two-way set associative (dual) operational modes, \overline{CE} is a global chip enable, while $\overline{CS0}$ and $\overline{CS1}$ control lower and upper byte selection for READ and WRITE operations.

Outputs are enabled on a HIGH to LOW transition of \overline{CEOA} or \overline{COEB} . In the dual mode, bank "A" or bank "B" may be enabled. In the direct mode, \overline{CEOA} and \overline{COEB} should be connected together externally and used as a single output enable.

Write enable is activated on a HIGH to LOW transition of \overline{CWEA} or \overline{CWEB} . In the dual mode, data may be written to bank "A" or bank "B". In the direct mode, \overline{CWEA} and \overline{CWEB} should be connected together externally and used as a single write enable.

The MT56C0816 operates from a +5V power supply and all inputs and outputs are fully TTL compatible.


FUNCTIONAL BLOCK DIAGRAM



DUAL 4K X 16
(Two-Way Set Associative)

CACHE DATA STATIC RAMS

FUNCTIONAL BLOCK DIAGRAM



CACHE DATA STATIC RAMS

8K X 16
(Direct Map)

PIN DESCRIPTIONS

PLCC PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
8, 7, 6, 5, 4, 3, 2, 51, 50, 49, 48, 47	A0 - A11	Input	Address Inputs: These inputs are clocked by CALEN and stored in a latch.
46	A12	Input	Address Input: This input is the high order address bit in the direct 8K X 16 configuration. It is not used in the dual 4K X 16 configuration.
52	CALEN	Input	Address Latch Enable: When CALEN is HIGH, the latch is transparent. The negative edge latches the current address inputs (A0-A11).
31	MODE	Input	MODE Select: This controls the device configuration. When this pin is tied HIGH, the device is in the dual 4K X 16 configuration. When the pin is tied LOW, the device is configured as an 8K X 16 SRAM.
23, 30	$\overline{CS0}$, $\overline{CS1}$	Input	CHIP SELECTS: These signals are used to select the upper and lower bytes for both READ and WRITE operations. When $\overline{CS0}$ is LOW, DQ1-DQ8 are enabled. When $\overline{CS1}$ is LOW, DQ9-DQ16 are enabled.
45	\overline{CE}	Input	CHIP ENABLE: When \overline{CE} is LOW, the device is enabled. It is a global control signal that activates both bank A and bank B for READ or WRITE operations.
28, 29	\overline{COEA} , \overline{COEB}	Input	OUTPUT ENABLE: In the dual configuration these signals, whichever is LOW enables bank A or B. Simultaneous LOW assertion will deselect both banks. In the direct mode, these signals should be externally connected and when asserted LOW allows A12 to determine which memory bank is enabled.
25, 24	\overline{CWEA} , \overline{CWEB}	Input	WRITE ENABLE: In the dual configuration these signals, whichever is LOW enables a data write to the addressed memory location. In the direct mode, these signals should be externally connected and when asserted LOW allows A12 to determine which memory bank is written.
11, 12, 13, 14, 16 17, 18, 19, 35, 36, 37 38, 40, 41, 42, 43	DQ1 - DQ16	Input/ Output	SRAM Data I/O: lower byte is DQ1 - DQ8; upper byte is DQ9 - DQ16.
1, 21, 22, 32, 33,	Vcc	Supply	Power Supply: +5V \pm 5%
9, 10, 15, 26, 27, 39, 44	Vss	Supply	Ground: GND

CACHE DATA STATIC RAMS

TRUTH TABLE

DUAL 4K X 16 (MODE PIN = HIGH)

OPERATION	CE	CS0	CS1	COEA	COEB	CWEA	CWEB
Outputs high-Z, Write disabled	H	X	X	X	X	X	X
Outputs high-Z, Write disabled	X	H	H	X	X	X	X
Outputs high-Z	X	X	X	H	H	X	X
Outputs high-Z	X	X	X	L	L	X	X
Read DQ1 - DQ8 bank A	L	L	H	L	H	H	H
Read DQ1 - DQ8 bank B	L	L	H	H	L	H	H
Read DQ9 - DQ16 bank A	L	H	L	L	H	H	H
Read DQ9 - DQ16 bank B	L	H	L	H	L	H	H
Read DQ1 - DQ16 bank A	L	L	L	L	H	H	H
Read DQ1 - DQ16 bank B	L	L	L	H	L	H	H
Write DQ1 - DQ8 bank A	L	L	H	X	X	L	H
Write DQ1 - DQ8 bank B	L	L	H	X	X	H	L
Write DQ9 - DQ16 bank A	L	H	L	X	X	L	H
Write DQ9 - DQ16 bank B	L	H	L	X	X	H	L
Write DQ1 - DQ16 bank A	L	L	L	X	X	L	H
Write DQ1 - DQ16 bank B	L	L	L	X	X	H	L
Write DQ1 - DQ8 bank A & B	L	L	H	X	X	L	L
Write DQ9 - DQ16 bank A & B	L	H	L	X	X	L	L
Write DQ1 - DQ16 bank A & B	L	L	L	X	X	L	L

NOTE: \overline{CE} , when taken inactive while \overline{CWEA} or \overline{CWEB} remain active, allows a chip enable controlled WRITE to be performed.

TRUTH TABLE

8K X 16 (MODE PIN = LOW)

OPERATION	CE	CS0	CS1	COEA	COEB	CWEA	CWEB
Outputs high-Z, Write disabled	H	X	X	X	X	X	X
Outputs high-Z, Write disabled	X	H	H	X	X	X	X
Outputs high-Z	X	X	X	H	H	X	X
Read DQ1 - DQ8	L	L	H	L	L	H	H
Read DQ9 - DQ16	L	H	L	L	L	H	H
Read DQ1 - DQ16	L	L	L	L	L	H	H
Write DQ1 - DQ8	L	L	H	X	X	L	L
Write DQ9 - DQ16	L	H	L	X	X	L	L
Write DQ1 - DQ16	L	L	L	X	X	L	L

NOTE: \overline{CE} , when taken inactive while \overline{CWEA} and \overline{CWEB} remain active, allows a chip enable controlled WRITE to be performed.

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{CC} supply relative to V_{SS}-1.0V to +7.0V
 Storage Temperature (Ceramic)-65°C to +150°C
 Storage Temperature (Plastic)-55°C to +150°C
 Power Dissipation1.2 Watt
 Short Circuit Output Current50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C, V_{CC} = 5.0V ± 5%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Voltage		V _{CC}	4.75	5.25	V	
Input High Voltage		V _{IH}	2.2	V _{CC} +0.3	V	1
Input Low Voltage		V _{IL}	-0.3	0.8	V	1, 2
Input Leakage Current	V _{IN} = GND to V _{CC}	I _{LI}	-10	10	μA	
Output Leakage Current	V _{I/O} = GND to V _{CC} CS ₀ , CS ₁ = V _{IL} or COEA, COEB & CWEA, CWEB = V _{IL}	I _{LO}	-10	10	μA	
Output Low Voltage	I _{OL} = 4.0mA	V _{OL}		0.4	V	1
Output High Voltage	I _{OH} = -1.0mA	V _{OH}	2.4		V	1

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Current: Average Operating Current	100% Duty cycle V _{IN} = GND to V _{CC}	I _{CC1}		220	mA	
Power Supply Current: Average Operating Current	50% Duty cycle V _{IN} = GND to V _{CC}	I _{CC2}		120	mA	
Power Supply Current: CMOS Standby	CS ₀ = CS ₁ ≥ V _{CC} - 0.2V V _{CC} = MAX.	I _{SB}		20	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C, f = 1MHz V _{CC} = 5V	C _{IN}		8	pF	3
Output Capacitance		C _{I/O}		8	pF	3

CACHE DATA STATIC RAMS

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(0°C ≤ T_A ≤ +70°C, V_{CC} = 5.0V ±5%)

DESCRIPTION	SYM	-25		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle									
READ cycle time	t ^{RC}	25		35		45		ns	4, 5
Address access time (A0-A11)	t ^{AA}		25		35		45	ns	
A12 address access time	t ^{A12A}		17		25		30	ns	
Chip enable access time	t ^{ACE}		20		25		35	ns	
Chip select access time	t ^{ACS}		25		35		45	ns	
Output enable access time	t ^{AOE}		10		13		16	ns	
Output hold from address change	t ^{OH}	3		3		3		ns	
Chip select to output low-Z	t ^{LZCS}	3		3		3		ns	
Output enable to output low-Z	t ^{LZOE}	2		2		2		ns	
Chip deselect to output high-Z	t ^{HZCS}		15		25		30	ns	6
Output disable to output high-Z	t ^{HZOE}		10		14		14	ns	6
Address latch enable pulse width	t ^{CALEN}	8		10		15		ns	
Address setup to latch low	t ^{ASL}	4		6		10		ns	
Address hold from latch low	t ^{AHL}	5		5		5		ns	
WRITE Cycle									
WRITE cycle time	t ^{WC}	25		35		45		ns	
Address valid to end of write	t ^{AW}	18		25		40		ns	
A12 address valid to end of write	t ^{A12W}	18		25		40		ns	
Chip select to end of write	t ^{CW}	18		25		30		ns	
Data valid to end of write	t ^{DW}	10		10		15		ns	
Data hold from end of write	t ^{DH}	0		0		0		ns	
Write enable output in high-Z	t ^{HZWE}		15		15		20	ns	6
Write disable to output in low-Z	t ^{LZWE}	3		3		3		ns	
Write pulse width	t ^{WP}	18		25		30		ns	
CE pulse width (during chip enable controlled write)	t ^{CP}	18		25		30		ns	
Address setup time	t ^{AS}	0		0		0		ns	
Write recovery time	t ^{WR}	0		0		2		ns	
Address latch enable pulse width	t ^{CALEN}	8		10		15		ns	
Address setup to latch low	t ^{ASL}	4		6		10		ns	
Address hold from latch low	t ^{AHL}	5		5		5		ns	

CACHE DATA STATIC RAMS

AC TEST CONDITIONS

Input pulse levels	V _{SS} to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT





Fig. 2 OUTPUT LOAD EQUIVALENT


NOTES



1. All voltages referenced to V_{SS} (GND).
2. -3.0V for pulse width < 20ns.
3. This parameter is sampled.
4. \overline{CWE} is HIGH for a READ cycle.
5. All READ cycle timings are referenced from the last valid address to the first transitioning address.
6. t^{HZCS}, t^{HZOE}, and t^{HZWE} are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.

READ CYCLE NO. 1
(Address Controlled)




READ CYCLE NO. 2
(CALEN Controlled)




 DON'T CARE
 UNDEFINED


READ CYCLE NO. 3





WRITE CYCLE NO. 1
(Write Enable Controlled)



WRITE CYCLE NO. 2
(Chip Select Controlled)



 DON'T CARE
 UNDEFINED

CACHE DATA STATIC RAM

DUAL 4K x 18 SRAM, SINGLE 8K x 18 SRAM CONFIGURABLE CACHE DATA SRAM

FEATURES

- Operates as two 4K x 18 SRAMs with common addresses and data; also configurable as a single 8K x 18 SRAM
- Built-in input address latches
- Separate upper and lower Byte Select
- Fast access times: 25ns, 35ns and 45ns allows operation with 33, 25, and 20 MHz microprocessor systems
- Fast output enable: 10ns
- Directly interfaces with the Intel 82385 cache memory controller and 80386 microprocessor
- Parity bits provided for large cache applications such as secondary cache for the 80486 microprocessor

OPTIONS

- Timing

25ns access (33-MHz)	-25
35ns access (25 MHz)	-35
45ns access (20 MHz)	-45


- Packages

52-pin PLCC	EJ
-------------	----

MARKING

PIN ASSIGNMENT (Top View)

52 Pin LCC (EJB)



CACHE DATA STATIC RAMS

GENERAL DESCRIPTION

The MT56C0818 is one of a family of fast SRAM cache memories. It employs a high speed, low power design using a 4-transistor memory cell. It is fabricated using double layer polysilicon, double layer metal CMOS technology.

The MT56C0818 is a highly integrated cache data memory building block. It easily interfaces with the Intel 82385 cache controller in either the direct mapped or two-way set associative mode. A mode control pin (MODE) determines the configuration of the memory. When this pin is held LOW, the device functions as an 8K word by 18 bit SRAM. When the mode pin is HIGH, the device is configured as a dual 4K word by 18 bit SRAM.

Input addresses are latched in the on-chip register on the negative edge of the CALEN signal. This register is functionally equivalent to a 74LS373.

The memory functions are controlled by the chip select (\overline{CE} , $\overline{CS0}$ and $\overline{CS1}$), output enable (\overline{CEOA} and \overline{COEB}) and

write enable (\overline{CWEA} and \overline{CWEB}) signals.


In either the direct mapped (direct) or two-way set associative (dual) operational modes, \overline{CE} is a global chip enable, while $\overline{CS0}$ and $\overline{CS1}$ control lower and upper byte selection for READ and WRITE operations.

Outputs are enabled on a HIGH to LOW transition of \overline{COEA} or \overline{COEB} . In the dual mode, bank "A" or bank "B" may be enabled. In the direct mode, \overline{COEA} and \overline{COEB} should be connected together externally and used as a single output enable.

Write enable is activated on a HIGH to LOW transition of \overline{CWEA} or \overline{CWEB} . In the dual mode, data may be written to bank "A" or bank "B". In the direct mode, \overline{CWEA} and \overline{CWEB} should be connected together externally and used as a single write enable.

The MT56C0818 operates from a +5V power supply and all inputs and outputs are fully TTL compatible.


FUNCTIONAL BLOCK DIAGRAM



CACHE DATA STATIC RAMS

DUAL 4K X 18
(Two-Way Set Associative)

FUNCTIONAL BLOCK DIAGRAM



CACHE DATA STATIC RAMS

PIN DESCRIPTIONS

PLCC PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
8, 7, 6, 5, 4, 3, 2, 51, 50, 49, 48, 47	A0 - A11	Input	Address Inputs: These inputs are clocked by CALEN and stored in a latch.
46	A12	Input	Address Input: This input is the high order address bit in the direct 8K X 18 configuration. It is not used in the dual 4K X 18 configuration.
52	CALEN	Input	Address Latch Enable: When CALEN is HIGH, the latch is transparent. The negative edge latches the current address inputs (A0-A11).
31	MODE	Input	MODE Select: This controls the device configuration. When this pin is tied HIGH, the device is in the dual 4K X 18 configuration. When the pin is tied LOW, the device is configured as an 8K X 18 SRAM.
23, 30	CS0, CS1	Input	CHIP SELECTS: These signals are used to select the upper and lower bytes for both READ and WRITE operations. When CS0 is LOW, DQ1-DQ8 and DQP1 are enabled. When CS1 is LOW, DQ9-DQ16 and DQP2 are enabled.
45	CE	Input	CHIP ENABLE: When CE is LOW, the device is enabled. It is a global control signal that activates both bank "A" and bank "B" for READ or WRITE operations.
28, 29	OE _A , OE _B	Input	OUTPUT ENABLE: In the dual configuration these signals, whichever is LOW enables bank "A" or "B". Simultaneous LOW assertion will deselect both banks. In the direct mode, these signals should be externally connected and when asserted LOW allows A12 to determine which memory bank is enabled.
25, 24	WE _A , WE _B	Input	WRITE ENABLE: In the dual configuration these signals, whichever is LOW enables a data write to the addressed memory location. In the direct mode, these signals should be externally connected and when asserted LOW allows A12 to determine which memory bank is written.
20, 34	DQP1, DQP2	Input/ Output	Parity Data I/O: DQP1 is the parity bit for the lower byte. DQP2 is the parity bit for the upper byte.
11, 12, 13, 14, 16 17, 18, 19, 35, 36, 37 38, 40, 41, 42, 43	DQ1 - DQ16	Input/ Output	SRAM Data I/O: lower byte is DQ1 - DQ8; upper byte is DQ9 - DQ16.
1, 21, 22, 32, 33,	Vcc	Supply	Power Supply: +5V ± 5%
9, 10, 15, 26, 27, 39, 44	Vss	Supply	Ground: GND

TRUTH TABLE

DUAL 4K X 18 (MODE PIN = HIGH)

OPERATION	CE	CS0	CS1	COEA	COEB	CWEA	CWEB
Outputs high-Z, Write disabled	H	X	X	X	X	X	X
Outputs high-Z, Write disabled	X	H	H	X	X	X	X
Outputs high-Z	X	X	X	H	H	X	X
Outputs high-Z	X	X	X	L	L	X	X
Read DQ1 - DQ8, DQP1 bank A	L	L	H	L	H	H	H
Read DQ1 - DQ8, DQP1 bank B	L	L	H	H	L	H	H
Read DQ9 - DQ16, DQP2 bank A	L	H	L	L	H	H	H
Read DQ9 - DQ16, DQP2 bank B	L	H	L	H	L	H	H
Read DQ1 - DQ16, DQP1, DQP2 bank A	L	L	L	L	H	H	H
Read DQ1 - DQ16, DQP1, DQP2 bank B	L	L	L	H	L	H	H
Write DQ1 - DQ8, DQP1 bank A	L	L	H	X	X	L	H
Write DQ1 - DQ8, DQP1 bank B	L	L	H	X	X	H	L
Write DQ9 - DQ16, DQP2 bank A	L	H	L	X	X	L	H
Write DQ9 - DQ16, DQP2 bank B	L	H	L	X	X	H	L
Write DQ1 - DQ16, DQP1, DQP2 bank A	L	L	L	X	X	L	H
Write DQ1 - DQ16, DQP1, DQP2 bank B	L	L	L	X	X	H	L
Write DQ1 - DQ8, DQP1 bank A & B	L	L	H	X	X	L	L
Write DQ9 - DQ16, DQP2 bank A & B	L	H	L	X	X	L	L
Write DQ1 - DQ16, DQP1, DQP2 bank A & B	L	L	L	X	X	L	L

NOTE: \overline{CE} , when taken inactive while \overline{CWEA} or \overline{CWEB} remain active, allows a chip enable controlled WRITE to be performed.

TRUTH TABLE

8K X 18 (MODE PIN = LOW)

OPERATION	CE	CS0	CS1	COEA	COEB	CWEA	CWEB
Outputs high-Z, Write disabled	H	X	X	X	X	X	X
Outputs high-Z, Write disabled	X	H	H	X	X	X	X
Outputs high-Z	X	X	X	H	H	X	X
Read DQ1 - DQ8, DQP1	L	L	H	L	L	H	H
Read DQ9 - DQ16, DQP2	L	H	L	L	L	H	H
Read DQ1 - DQ16, DQP1, DQP2	L	L	L	L	L	H	H
Write DQ1 - DQ8, DQP1	L	L	H	X	X	L	L
Write DQ9 - DQ16, DQP2	L	H	L	X	X	L	L
Write DQ1 - DQ16, DQP1, DQP2	L	L	L	X	X	L	L

NOTE: \overline{CE} , when taken inactive while \overline{CWEA} and \overline{CWEB} remain active, allows a chip enable controlled WRITE to be performed.

ABSOLUTE MAXIMUM RATINGS*

Voltage on V _{CC} supply relative to V _{SS}	-1.0V to +7.0V
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1.2 Watt
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C, V_{CC} = 5.0V ± 5%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Voltage		V _{CC}	4.75	5.25	V	
Input High Voltage		V _{IH}	2.2	V _{CC} +0.3	V	1
Input Low Voltage		V _{IL}	-0.3	0.8	V	1, 2
Input Leakage Current	V _{IN} = GND to V _{CC}	I _{LI}	-10	10	μA	
Output Leakage Current	V _{I/O} = GND to V _{CC} CS ₀ , CS ₁ = V _{IL} or \overline{COEA} , \overline{COEB} & \overline{CWEA} , \overline{CWEB} = V _{IL}	I _{LO}	-10	10	μA	
Output Low Voltage	I _{OL} = 4.0mA	V _{OL}		0.4	V	1
Output High Voltage	I _{OH} = -1.0mA	V _{OH}	2.4		V	1

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Current: Average Operating Current	100% Duty cycle V _{IN} = GND to V _{CC}	I _{CC1}		220	mA	
Power Supply Current: Average Operating Current	50% Duty cycle V _{IN} = GND to V _{CC}	I _{CC2}		120	mA	
Power Supply Current: CMOS Standby	CS ₀ = CS ₁ ≥ V _{CC} - 0.2V V _{CC} = MAX.	I _{SB}		20	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C, f = 1MHz	C _{IN}		8	pF	3
Output Capacitance	V _{CC} = 5V	C _{I/O}		8	pF	3

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(0°C ≤ T_A ≤ +70°C, V_{CC} = 5.0V ±5%)

DESCRIPTION	SYM	-25		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle									
READ cycle time	t ^{RC}	25		35		45		ns	4, 5
Address access time (A0-A11)	t ^{AA}		25		35		45	ns	
A12 address access time	t ^{A12A}		17		25		30	ns	
Chip enable access time	t ^{ACE}		20		25		35	ns	
Chip select access time	t ^{ACS}		25		35		45	ns	
Output enable access time	t ^{AOE}		10		13		16	ns	
Output hold from address change	t ^{OH}	3		3		3		ns	
Chip select to output low-Z	t ^{LZCS}	3		3		3		ns	
Output enable to output low-Z	t ^{LZOE}	2		2		2		ns	
Chip deselect to output high-Z	t ^{HZCS}		15		25		30	ns	6
Output disable to output high-Z	t ^{HZOE}		10		14		14	ns	6
Address latch enable pulse width	t ^{CALEN}	8		10		15		ns	
Address setup to latch low	t ^{ASL}	4		6		10		ns	
Address hold from latch low	t ^{AHL}	5		5		5		ns	
WRITE Cycle									
WRITE cycle time	t ^{WC}	25		35		45		ns	
Address valid to end of write	t ^{AW}	18		25		40		ns	
A12 address valid to end of write	t ^{A12W}	18		25		40		ns	
Chip select to end of write	t ^{CW}	18		25		30		ns	
Data valid to end of write	t ^{DW}	10		10		15		ns	
Data hold from end of write	t ^{DH}	0		0		0		ns	
Write enable output in high-Z	t ^{HZWE}		15		15		20	ns	6
Write disable to output in low-Z	t ^{LZWE}	3		3		3		ns	
Write pulse width	t ^{WP}	18		25		30		ns	
\overline{CE} pulse width (during chip enable controlled write)	t ^{CP}	18		25		30		ns	
Address setup time	t ^{AS}	0		0		0		ns	
Write recovery time	t ^{WR}	0		0		2		ns	
Address latch enable pulse width	t ^{CALEN}	8		10		15		ns	
Address setup to latch low	t ^{ASL}	4		6		10		ns	
Address hold from latch low	t ^{AHL}	5		5		5		ns	

CACHE DATA STATIC RAMS

AC TEST CONDITIONS

Input pulse levels	V _{SS} to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT





Fig. 2 OUTPUT LOAD EQUIVALENT


NOTES



1. All voltages referenced to V_{SS} (GND).
2. -3.0V for pulse width < 20ns.
3. This parameter is sampled.
4. \overline{CWE} is HIGH for a READ cycle.
5. All READ cycle timings are referenced from the last valid address to the first transitioning address.
6. t^{HZCS}, t^{HZOE}, and t^{HZWE} are specified with CL = 5pF as in Fig. 2. Transition is measured ± 50mV from steady state voltage.

READ CYCLE NO. 1
(Address Controlled)




READ CYCLE NO. 2
(CALEN Controlled)




 DON'T CARE
 UNDEFINED

READ CYCLE NO. 3




CACHE DATA STATIC RAMS

WRITE CYCLE NO. 1
(Write Enable Controlled)



WRITE CYCLE NO. 2
(Chip Select Controlled)



DON'T CARE
 UNDEFINED

CACHE DATA STATIC RAMS

DYNAMIC RAMs	1
DYNAMIC RAM MODULES	2
MULTIPOINT DYNAMIC RAMs	3
STATIC RAMs	4
STATIC RAM MODULES	5
CACHE DATA RAMs.....	6
FIFO MEMORIES	7
APPLICATION INFORMATION	8
MILITARY INFORMATION	9
PACKAGE INFORMATION	10
SALES INFORMATION	11



FIFO PRODUCT SELECTION GUIDE

Memory Configuration	Control Function	Part Number	Cycle Time (ns)	Package & Number of Pins				Page
				PDIP	CDIP	LCC	PLCC	
512 x 8	MB, VF	MT52C8006	25, 30, 35	28	28	-	-	7-3
512 x 9	E	MT52C9005	25, 30, 35	28	28	32	32	7-5
512 x 9	MB	MT52C9006	25, 30, 35	28	28	32	32	7-17
512 x 9	VF	MT52C9007	25, 30, 35	28	28	32	32	7-19
512 x 16	E, MB, VF	MT52C1605	25, 30, 35	48	48	-	-	7-21
512 x 16/8	E, MB, VF	MT52C1607	25, 30, 35	40	40	-	-	7-23
1K x 8	MB, VF	MT52C8011	25, 30, 35	28	28	-	-	7-25
1K x 9	E	MT52C9010	25, 30, 35	28	28	32	32	7-27
1K x 9	MB	MT52C9011	25, 30, 35	28	28	32	32	7-39
1K x 9	VF	MT52C9012	25, 30, 35	28	28	32	32	7-41
1K x 16	E, MB, VF	MT52C1610	25, 30, 35	48	48	-	-	7-43
1K x 16/8	E, MB, VF	MT52C1612	25, 30, 35	40	40	-	-	7-45
2K x 8	MB, VF	MT52C8021	25, 30, 35	28	28	-	-	7-47
2K x 9	E	MT52C9020	25, 30, 35	28	28	32	32	7-49
2K x 9	MB	MT52C9021	25, 30, 35	28	28	32	32	7-61
2K x 9	VF	MT52C9022	25, 30, 35	28	28	32	32	7-63
2K x 16	E, MB, VF	MT52C1620	25, 30, 35	48	48	-	-	7-65
2K x 16/8	E, MB, VF	MT52C1622	25, 30, 35	40	40	-	-	7-67
4K x 8	E, MB, VF	MT52C8041	25, 30, 35	28	28	-	-	7-69
4K x 9	E	MT52C9040	25, 30, 35	28	28	32	32	7-71
4K x 9	MB	MT52C9041	25, 30, 35	28	28	32	32	7-83
4K x 9	VF	MT52C9042	25, 30, 35	28	28	32	32	7-85

MB Mailbox Register
 VF Variable Flags
 E Depth and Width Expandable

FIFO

512 x 8 FIFO

VARIABLE FLAGS/MAILBOX REGISTER

FEATURES

- High speed: 25ns access, 35ns cycle time
- Asynchronous and simultaneous READ and WRITE
- Empty and Full Flags
- Automatic retransmit
- Transistor loads for maximum data integrity
- Low power
- Programmable Mailbox register
- Programmable Empty /Full Flags (128 increments)

OPTIONS

- Timing
 - 25ns access time
 - 30ns access time
 - 35ns access time

MARKING

-25
-30
-35

- Packages

Plastic DIP
Ceramic DIP

None
C

GENERAL DESCRIPTION


The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 6-transistor memory cell with resistive loads. They are fabricated using silicon gate CMOS technology.

There are three major user options that are available separately or in combination: expandable, mailbox register, and variable flags. Expandable FIFOs are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFOs have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFOs allow the user to program the level of two additional full and empty flags.

All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

PIN ASSIGNMENT (Top View)

28L DIP



FIFO

 FIFO

FIFO

512 x 9 FIFO

FEATURES

- Very high speed: 25, 30, and 35ns access
- High performance, low power CMOS process
- Single +5V $\pm 10\%$ supply
- Low power: 5mW typ. (standby); 350mW typ. (active)
- TTL compatible inputs and outputs
- Asynchronous and simultaneous READ and WRITE
- Empty, Half-Full and Full Flags
- Auto-retransmit capability
- Fully expandable width and depth
- Pin function compatible with higher density FIFOs

OPTIONS

- Timing



25ns access time	-25
30ns access time	-30
35ns access time	-35

MARKING

- Packages

Plastic DIP (600 mil)	None
Ceramic DIP (600 mil)	C
PLCC	EJ
Ceramic LCC	EC

PIN ASSIGNMENT (Top View)



GENERAL DESCRIPTION


The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port, 6-transistor memory cell with resistive loads.

These devices are written and read in a first-in-first-out (FIFO) sequence. Dual read and write pointers handle the internal addressing, so no external address generation is required. Information can be written to and read from the FIFO asynchronously and independently at the input and output ports. This allows information to be transferred independently in and out of the FIFO at varying data rates. Visibility of the memory volume is given through empty, half-full, and full flags. While the full flag is asserted, attempted writes are inhibited. Likewise, while the empty

flag is asserted, further reads are inhibited and the outputs remain high impedance. Expansion out, expansion in, and first load pins are provided to expand the depth of the FIFO memory array, with no performance degradation. A re-transmit pin allows data to be re-sent on the receiver's request when the FIFO is in the stand alone mode.

The depth of the FIFO can be expanded by cascading multiple devices in the depth expansion mode. Also, the MT52C9005 is speed, function and pin compatible with higher density FIFOs from Micron. This upward compatibility with 1K, 2K and 4K x 9 FIFOs provides a single chip depth expansion solution.

FIFO



FUNCTIONAL BLOCK DIAGRAM

PIN DESCRIPTIONS

LCC PIN NUMBER(S)	DIP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
25	22	\overline{RS}	Input	Reset: Taking \overline{RS} LOW will reset the FIFO by initializing the read and write pointers and all flags. After the device is powered up, it must be reset before any writes can take place. Reset also samples \overline{XI} and $\overline{FL/RT}$ to set the depth expansion mode.
2	1	\overline{W}	Input	Write Strobe: \overline{W} is taken LOW to write data from the input port (D1 - D9) into the FIFO memory array.
18	15	\overline{R}	Input	Read Strobe: \overline{R} is taken LOW to read data from the FIFO memory array to the output port (Q1 - Q9).
8	7	\overline{XI}	Input	Expansion In: Sets mode of operation on the L→H transition of \overline{RS} ; stand alone when LOW; depth expansion when HIGH. When in depth expansion, \overline{XI} will be pulsed LOW once to enable write pointer, then again to enable read pointer.
26	23	$\overline{FL/RT}$	Input	First Load: In depth expansion mode, \overline{FL} will enable the device as the first to be loaded, (enables read and write pointers) when LOW during the L→H transition of \overline{RS} . Retransmit: In stand alone mode, \overline{RT} is used to enable the RETRANSMIT cycle. When taken LOW, \overline{RT} resets the read pointer to the first data location and the FIFO is then ready to retransmit data on the following READ operation(s). The flags will be affected according to specific data conditions.
3, 4, 5, 6, 7 28, 29, 30, 31	2, 3, 4, 5, 6 24, 25, 26, 27	D1 - D9	Input	Data Inputs
24	21	\overline{EF}	Output	Empty Flag: Indicates empty FIFO memory when LOW, inhibiting further READ cycles.
9	8	\overline{FF}	Output	Full Flag: Indicates full FIFO memory when LOW, inhibiting further WRITE cycles.
23	20	$\overline{XO/HF}$	Output	Expansion Out: During depth expansion, \overline{XO} will pulse LOW on the last physical WRITE and READ operations, disabling writes then reads to the FIFO. Half-full Flag: During stand alone operation \overline{HF} indicates when the (Half-full + 1) memory location is written; will stay LOW until the (Half-full + 1) location is read.
10, 11, 13, 14 15, 19, 20, 21, 22	9, 10, 11, 12, 13 16, 17, 18, 19	Q1 - Q9	Output	Data Output: Output or high impedance.
32	28	Vcc	Supply	Power Supply: +5V 10%
16	14	Vss	Supply	Ground

FUNCTIONAL DESCRIPTION

The MT52C9005 uses a dual-port SRAM memory cell with separate read and write pointers that results in a flexible length FIFO buffer memory, with independent, asynchronous READ and WRITE capabilities and with no fallthrough or bubblethrough time constraints.

Note: For dual function pins, the function that is not being discussed will be surrounded by parentheses. For example, when discussing half-full flags the $\overline{XO}/\overline{HF}$ pin will be shown as $(\overline{XO})/\overline{HF}$.

RESET

After V_{cc} is stable, RESET (\overline{RS}) must be taken LOW to initialize the read and write pointers and flags. RESET also sets the mode of operation, stand alone or expanded. During the RESET pulse, the state of the \overline{XI} pin will determine if the FIFO will operate in the stand alone or depth expansion mode. The stand alone mode is entered when \overline{XI} is LOW during the RESET cycle. When \overline{XI} is HIGH or is connected to $\overline{XO}/(\overline{HF})$ of another FIFO, the depth expansion mode is selected.

WRITING THE FIFO

Data is written into the FIFO when the write strobe (\overline{W}) pin is taken LOW, while \overline{FF} is HIGH. The WRITE cycle is initiated by the falling edge of \overline{W} and data on the D1-D9 pins is latched on the rising edge. If the location to be written is the last empty location in the FIFO, the \overline{FF} will be asserted (LOW) after the falling edge of \overline{W} . While \overline{FF} is LOW, any attempted writes will be inhibited, with no loss of data already stored in the FIFO. When a device is used in the stand alone mode, $(\overline{XO})/\overline{HF}$ is asserted when the half-full-plus-one location ($512/2 + 1$) is written. It will stay asserted until the half-full-plus-one location is read or the FIFO is reset. The first write to an empty FIFO will cause \overline{EF} to go HIGH after the rising edge of \overline{W} . When operating in the depth expansion mode, the last write to a FIFO will cause \overline{FF} to go LOW and will cause \overline{XI} to pulse LOW. This will enable writes to the next FIFO in the chain.

READING THE FIFO

Information is read from the FIFO when the read strobe (\overline{R}) pin is taken LOW and data is available (\overline{EF} is HIGH). The data-out (Q1 - Q9) pins will go active (low Z) $\frac{1}{2}$ RLZ after the falling edge of \overline{R} and valid data will appear $\frac{1}{2}$ A after the falling edge of \overline{R} . When the last data word is read, \overline{EF} will go LOW after the falling edge of \overline{R} . While \overline{EF} is asserted LOW, any attempted reads will be inhibited and the outputs will stay inactive (high Z). When the FIFO is being used in the single device mode and the half-full-plus-one location is read, $(\overline{XO})/\overline{HF}$ will go HIGH after the rising edge of \overline{R} . When the FIFO is full (\overline{FF} asserted) and a read is initiated, \overline{FF} will go HIGH after the rising edge of \overline{R} . When operating in the expanded mode, the last read to a FIFO will cause the \overline{EF} to go LOW and will cause \overline{XI} to pulse LOW. This will enable further reads from the next FIFO in the chain.

RETRANSMIT

In the stand alone mode, the MT52C9005 allows the receiving device to request that data just read from the FIFO to be repeated. When the $(\overline{FL})/\overline{RT}$ pin is taken LOW, the read pointer is reset to the first location while the write pointer is not affected. The receiver may again start reading the data from the beginning of the FIFO $\frac{1}{2}$ RTR after $(\overline{FL})/\overline{RT}$ is taken HIGH. The empty, half-full and full flags will be affected as specified for the data volume.

DATA FLOW-THROUGH

Data flow-through is a method of writing and reading the FIFO at its full and empty points, respectively. By holding \overline{W} LOW when the FIFO is full, a WRITE can be initiated from the next ensuing READ pulse. This is referred to as a flow-through write. Flow-through writes are initiated from the rising edge of \overline{R} . When the FIFO is empty, a flow-through read can be done by holding \overline{R} LOW and letting the next WRITE initiate the READ. Flow-through reads are initiated from the rising edge of \overline{W} and access time measured from the rising edge of \overline{EF} .




Figure 1
DEPTH EXPANSION

WIDTH EXPANSION

The FIFO word width can be expanded, in increments of 9 bits, using either the stand alone or groups of expanded depth mode FIFOs. Expanded width operation is achieved by tying devices together with all control lines (\bar{W} , \bar{R} , etc.) in common. The flags are monitored from one device or one expanded-depth group (Figure 1), when expanding depth and width.

DEPTH EXPANSION

Multiple MT52C9005s may be cascaded to expand the depth of the FIFO buffer. Three pins are used to expand the memory depth, $\bar{X}\bar{O}/(\bar{H}\bar{F})$ and $\bar{F}\bar{L}/(\bar{R}\bar{T})$. Figure 1 illustrates a typical three device expansion. The depth expansion mode is entered during a RESET cycle, by tying the $\bar{X}\bar{O}/(\bar{H}\bar{F})$ pin of each device to the $\bar{X}\bar{I}$ pin of the next device in the chain. The first device to be loaded will have its $\bar{F}\bar{L}/(\bar{R}\bar{T})$ pin grounded. The remaining devices in the chain will have $\bar{F}\bar{L}/(\bar{R}\bar{T})$ tied HIGH. During RESET cycle, $\bar{X}\bar{O}/(\bar{H}\bar{F})$ of each device goes HIGH, disabling the read and write

pointers of every FIFO, except the first load device. When the last physical location of the first device is written, the $\bar{X}\bar{O}/(\bar{H}\bar{F})$ pin will pulse LOW on the falling edge of \bar{W} . This will "pass" the write pointer to the next device in the chain, enabling writes to that device and disabling the first. The writes will continue to go to the second device until it is full. Then it will "pass" the write pointer to the third device. This process continues until all devices are full. When the entire FIFO array is written, the full condition is signaled by ORing all the $\bar{F}\bar{F}$ pins, further writes are inhibited. On the last physical read of the first device, its $\bar{X}\bar{O}/(\bar{H}\bar{F})$ will pulse again. On the falling edge of \bar{R} , the read pointer is "passed" to the second device. The read pointer will, in effect, "chase" the write pointer through the extended FIFO array. The read pointer never overtakes the write pointer. On the last read, an empty condition is signaled by "ORing" all of the $\bar{E}\bar{F}$ pins. This inhibits further reads. While in the depth expansion mode, the half-full flag and retransmit functions are not available.

TRUTH TABLE

MODE	INPUTS						OUTPUTS				NOTES
	W	\bar{R}	\bar{RS}	FL/RT	\bar{XI}	D1-D9	EF	FF	\bar{XO}/HF	Q1-Q9	
RESET	H	H	L	X	X	X	L	H	X	X	
WRITE	L	X	H	X	X	Data In	X	H	X	X	1
READ	X	L	H	X	X	X	H	X	X	Data Out	2
EMPTY (LAST READ)	X	H→L	H	X	X	X	H→L	X	X	Data Out	
FULL (LAST WRITE)	H→L	X	H	X	X	Data In	X	H→L	L	X	
HALF-FULL	H→L	X	H	X	X	Data In	X	H	H→L	X	3, 4
RETRANSMIT	H	H	H	L	X	X	H	X	X	X	4

NOTES:

1. WRITE operations are independent of READ operations.
2. READ operations are independent of WRITE operations.
3. The half-full location is $(512/2 + 1)$ or 257.
4. Functional in stand alone mode only.

FIFO

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss	-0.5V to +7.0V
Operating Temperature T _A (ambient)	0°C to 70°C
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1 Watt
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C, Vcc = 5.0V ± 10%)

DESCRIPTION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, All inputs	V _{IH}	2.0	Vcc+1	V	1
Input Low (Logic 0) Voltage, All inputs	V _{IL}	-0.5	0.8	V	1, 2

DC ELECTRICAL CHARACTERISTICS

(0°C ≤ T_A ≤ 70°C, Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Current: Operating	$\bar{W}, \bar{R} \leq V_{IL}, V_{cc} = \text{Max.},$ Outputs Open	I _{cc}		100	mA	3
Power Supply Current: Standby	$\bar{W}, \bar{R} \geq V_{IH}, V_{cc} = \text{Max.}$	I _{SB1}		10	mA	
	$\bar{W}, \bar{R} \geq V_{cc} - 0.2, V_{cc} = \text{Max.}$ $V_{IL} \leq V_{SS} + 0.2,$ $V_{IH} \geq V_{cc} - 0.2, f = 0$	I _{SB2}		1	mA	
Input Leakage Current	0V ≤ V _{IN} ≤ Vcc	I _{LI}	-10	10	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ Vcc	I _{LO}	-10	10	μA	
Output High Voltage	I _{OH} = -2.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C, f = 1MHz Vcc = 5V	C _i		8	pF	4
Output Capacitance		C _o		8	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C, V_{CC} = 5.0V ±10%)

A.C. CHARACTERISTICS	PARAMETER	SYM	-25		-30		-35		UNITS	NOTES
			MIN	MAX	MIN	MAX	MIN	MAX		
Access Time	t _A			25		30		35	ns	
READ Cycle Time	t _{RC}		35		40		45		ns	
READ Recovery Time	t _{RR}		10		10		10		ns	
Read Pulse Width	t _{RPW}		25		30		35		ns	
Read LOW to low Z	t _{RLZ}		5		5		5		ns	
Read to HIGH to high Z	t _{RHZ}			18		20		20	ns	
Read HIGH to Data Valid	t _{DV}			18		20		20	ns	
WRITE Cycle Time	t _{WC}		35		40		45		ns	
Write Pulse Width	t _{WPW}		25		30		35		ns	
WRITE Recovery Time	t _{WR}		10		10		10		ns	
Write HIGH to LOW Z	t _{WLZ}		5		5		5		ns	5
Data Set-up Time	t _{DS}		15		18		20		ns	
Data Hold Time	t _{DH}		0		0		0		ns	
RESET Cycle Time	t _{RCS}		35		40		45		ns	
Reset Pulse Width	t _{RSP}		25		30		35		ns	6
RESET Recovery Time	t _{RSR}		10		10		10		ns	
Read HIGH to Reset HIGH	t _{RRS}		25		30		35		ns	
Write HIGH to Reset HIGH	t _{WRS}		25		30		35		ns	
RETRANSMIT Cycle Time	t _{RTC}		35		40		45		ns	
Retransmit Pulse Width	t _{RT}		25		30		35		ns	
RETRANSMIT Recovery Time	t _{RTR}		10		10		12		ns	
Retransmit Set-up Time	t _{RTS}		25		30		35		ns	
Reset to EF LOW	t _{EFL}			35		40		45	ns	
Reset to FF HIGH	t _{FFH}			35		40		45	ns	
Reset to HF HIGH	t _{HFH}			35		40		45	ns	
Read LOW to EF LOW	t _{REF}			25		30		35	ns	
Read HIGH to FF HIGH	t _{RFF}			25		30		35	ns	
Write LOW to FF LOW	t _{WFF}			25		30		35	ns	
Write HIGH to EF HIGH	t _{WEF}			25		30		35	ns	
Write LOW to HF HIGH	t _{WHF}			35		40		45	ns	
Read HIGH to HF HIGH	t _{RHF}			35		40		45	ns	
Read Pulse after EF HIGH	t _{RPE}		25		30		35		ns	5
Write Pulse Width after FF HIGH	t _{WPF}		25		30		35		ns	
Read/Write to X0 LOW	t _{XOL}			25		30		35	ns	
Read/Write to X0 HIGH	t _{XOH}			25		30		35	ns	
XI Pulse Width	t _{XIP}		25		30		35		ns	
XI Set-up Time	t _{XIS}		15		15		15		ns	
XI Recovery Time	t _{XIR}		10		10		10		ns	

NOTES

1. All voltages referenced to V_{SS} (GND).
2. -3.0V for pulse width < 20ns.
3. I_{CC} is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Data flow-through data mode only.
6. Pulse widths less than minimum are not allowed.

AC TEST CONDITIONS

Input pulse level	0 to 3.0V
Input rise and fall times	5ns
Input timing reference level	1.5V
Output reference level	1.5V
Output load	See Figure 1






Fig. 1 OUTPUT LOAD EQUIVALENT

RESET




ASYNCHRONOUS READ AND WRITE




 DON'T CARE
 UNDEFINED

FPO


EMPTY FLAG





FULL FLAG




HALF-FULL FLAG



 DON'T CARE
 UNDEFINED


FIFO

EXPANSION MODE ($\overline{X0}$)




Note 1: $\overline{X0}$ of the Device 1 is connected to $\overline{X1}$ of Device 2.


EXPANSION MODE ($\overline{X1}$)




RETRANSMIT



WRITE FLOW-THROUGH



READ FLOW-THROUGH



 DON'T CARE
 UNDEFINED

FIFO

FIFO

512 x 9 FIFO

MAILBOX REGISTER

FEATURES

- High speed: 25ns access, 35ns cycle time
- Asynchronous and simultaneous READ and WRITE
- Empty and Full Flags
- Automatic retransmit
- Transistor loads for maximum data integrity
- Low power
- Programmable Mailbox register

OPTIONS

- Timing
 - 25ns access time
 - 30ns access time
 - 35ns access time

MARKING

- 25
- 30
- 35
- None
- C
- EJ
- EC

Packages

- Plastic DIP
- Ceramic DIP
- PLCC
- Ceramic LCC

GENERAL DESCRIPTION


The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 6-transistor memory cell with resistive loads. They are fabricated using silicon gate CMOS technology.

There are three major user options that are available separately or in combination: expandable, mailbox register, and variable flags. Expandable FIFOs are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFOs have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFOs allow the user to program the level of two additional full and empty flags.


All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

PIN ASSIGNMENT (Top View)

28L DIP



32L/LCC



FIFO

FIFO

512 x 9 FIFO

VARIABLE FLAGS

FEATURES

- High speed: 25ns access, 35ns cycle time
- Asynchronous and simultaneous READ and WRITE
- Empty and Full Flags
- Automatic retransmit
- Transistor loads for maximum data integrity
- Low power
- Programmable Empty/Full Flags (128 increments)

OPTIONS

- Timing
 - 25ns access time
 - 30ns access time
 - 35ns access time

MARKING

- Packages
 - Plastic DIP
 - Ceramic DIP
 - PLCC
 - Ceramic LCC

None
C
EJ
EC

GENERAL DESCRIPTION


The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 6-transistor memory cell with resistive loads. They are fabricated using silicon gate CMOS technology.

There are three major user options that are available separately or in combination: expandable, mailbox register, and variable flags. Expandable FIFOs are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFOs have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFOs allow the user to program the level of two additional full and empty flags.


All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

PIN ASSIGNMENT (Top View)

28L DIP



32L/LCC



FIFO

FIFO

512 x 16 FIFO

VARIABLE FLAGS/MAILBOX REGISTER

FEATURES

- High speed: 25ns access, 35ns cycle time
- 16-bit word width
- Asynchronous and simultaneous READ and WRITE
- Empty and Full Flags
- Easy expansion capability
- Automatic retransmit
- Transistor loads for maximum data integrity
- Low power
- Programmable Mailbox register
- Programmable Empty/Full Flags (128 increments)

OPTIONS

- Timing
 - 25ns access time
 - 30ns access time
 - 35ns access time

MARKING

-25
-30
-35

- Packages
 - Plastic DIP
 - Ceramic DIP

None
C

GENERAL DESCRIPTION

The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 6-transistor memory cell with resistive loads. They are fabricated using silicon gate CMOS technology.

There are three major user options that are available separately or in combination: expandable, mailbox register, and variable flags. Expandable FIFOs are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFOs have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFOs allow the user to program the level of two additional full and empty flags.

All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

PIN ASSIGNMENT (Top View)

48L DIP

\overline{W}	1	48	Vcc
D8	2	47	D9
D7	3	46	D10
D6	4	45	D11
D5	5	44	D12
D4	6	43	D13
D3	7	42	D14
D2	8	41	D15
D1	9	40	D16
\overline{XI}	10	39	$\overline{FL/RT}$
\overline{VF}	11	38	\overline{RS}
Vss	12	37	$\overline{XO/HF}$
\overline{FF}	13	36	Vss
\overline{MBS}	14	35	\overline{EF}
\overline{MBF}	15	34	\overline{VE}
Q1	16	33	Q16
Q2	17	32	Q15
Q3	18	31	Q14
Q4	19	30	Q13
Q5	20	29	Q12
Q6	21	28	Q11
Q7	22	27	Q10
Q8	23	26	Q9
Vss	24	25	\overline{R}

FIFO

 FIFO

FIFO

512 x 16 to 8 FIFO

VARIABLE FLAGS/MAILBOX REGISTER

FEATURES

- High speed: 25ns access, 35ns cycle time
- Asynchronous and simultaneous READ and WRITE
- Empty and Full Flags
- Easy expansion capability
- Automatic retransmit
- Transistor loads for maximum data integrity
- Low power
- One chip interface between a 16 bit bus and an 8 bit bus
- Programmable Mailbox register
- Programmable Empty/Full Flags (128 increments)

OPTIONS

- Timing
25ns access time
30ns access time
35ns access time

MARKING


-25
-30
-35

- Packages
Plastic DIP
Ceramic DIP

None
C

PIN ASSIGNMENT (Top View)

40L DIP



FIFO

GENERAL DESCRIPTION

The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 6-transistor memory cell with resistive loads. They are fabricated using silicon gate CMOS technology.

There are three major user options that are available separately or in combination: expandable, mailbox register, and variable flags. Expandable FIFOs are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFOs have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFOs allow the user to program the level of two additional full and empty flags.

All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

 FIFO

FIFO

1K x 8 FIFO

VARIABLE FLAGS/MAILBOX REGISTER

FEATURES

- High speed: 25ns access, 35ns cycle time
- Asynchronous and simultaneous READ and WRITE
- Empty and Full Flags
- Automatic retransmit
- Transistor loads for maximum data integrity
- Low power
- Programmable Mailbox register
- Programmable Empty/Full Flags (128 increments)

OPTIONS

- Timing
 - 25ns access time
 - 30ns access time
 - 35ns access time

- Packages
 - Plastic DIP
 - Ceramic DIP

MARKING

-25
-30
-35

None
C

GENERAL DESCRIPTION

The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 6-transistor memory cell with resistive loads. They are fabricated using silicon gate CMOS technology.

There are three major user options that are available separately or in combination: expandable, mailbox register, and variable flags. Expandable FIFOs are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFOs have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFOs allow the user to program the level of two additional full and empty flags.

All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

PIN ASSIGNMENT (Top View)

28L DIP

\overline{W}	1	28	Vcc
\overline{MBS}	2	27	D5
D4	3	26	D6
D3	4	25	D7
D2	5	24	D8
D1	6	23	\overline{RT}
\overline{VF}	7	22	\overline{RS}
\overline{FF}	8	21	\overline{EF}
Q1	9	20	\overline{VE}
Q2	10	19	Q8
Q3	11	18	Q7
Q4	12	17	Q6
\overline{MBF}	13	16	Q5
Vss	14	15	\overline{R}

FIFO

FIFO

1K x 9 FIFO

FEATURES

- Very high speed: 25, 30, and 35ns access
- High performance, low power CMOS process
- Single +5V \pm 10% supply
- Low power: 5mW typ. (standby); 350mW typ. (act.)
- TTL compatible inputs and outputs
- Asynchronous and simultaneous READ and WRITE
- Empty, Half-Full and Full Flags
- Auto-retransmit capability
- Fully expandable width and depth
- Pin function compatible with higher density 9000 series FIFOs

OPTIONS

- Timing
 - 25ns access time
 - 30ns access time
 - 35ns access time

MARKING



- 25
- 30
- 35

Packages

- Plastic DIP (600 mil)
- Ceramic DIP (600 mil)
- PLCC
- Ceramic LCC

- None
- C
- EJ
- EC

PIN ASSIGNMENT (Top View)



FIFO

GENERAL DESCRIPTION


The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port, 6-transistor memory cell with resistive loads.

These devices are written and read in a first-in-first-out (FIFO) sequence. Dual read and write pointers handle the internal addressing, so no external address generation is required. Information can be written to and read from the FIFO asynchronously and independently at the input and output ports. This allows information to be transferred independently in and out of the FIFO at varying data rates. Visibility of the memory volume is given through empty, half-full, and full flags. While the full flag is asserted, attempted writes are inhibited. Likewise, while the empty

flag is asserted, further reads are inhibited and the outputs remain high impedance. Expansion out, expansion in, and first load pins are provided to expand the depth of the FIFO memory array, with no performance degradation. A re-transmit pin allows data to be re-sent on the receiver's request when the FIFO is in the stand alone mode.

The depth of the FIFO can be expanded by cascading multiple devices in the depth expansion mode. Also, the MT52C9010 is speed, function and pin compatible with higher density FIFOs from Micron. This upward compatibility with 2K and 4K x 9 FIFOs provides a single chip depth expansion solution.

FIFO



FUNCTIONAL BLOCK DIAGRAM

PIN DESCRIPTIONS

LCC PIN NUMBER(S)	DIP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
25	22	\overline{RS}	Input	Reset: Taking \overline{RS} LOW will reset the FIFO by initializing the read and write pointers and all flags. After the device is powered up, it must be reset before any writes can take place. Reset also samples \overline{XI} and $\overline{FL/RT}$ to set the depth expansion mode.
2	1	\overline{W}	Input	Write Strobe: \overline{W} is taken LOW to write data from the input port (D1 - D9) into the FIFO memory array.
18	15	\overline{R}	Input	Read Strobe: \overline{R} is taken LOW to read data from the FIFO memory array to the output port (Q1 - Q9).
8	7	\overline{XI}	Input	Expansion In: Sets mode of operation on the L→H transition of \overline{RS} ; stand alone when LOW; depth expansion when HIGH. When in depth expansion, \overline{XI} will be pulsed LOW once to enable write pointer, then again to enable read pointer.
26	23	$\overline{FL/RT}$	Input	First Load: In depth expansion mode, \overline{FL} will enable the device as the first to be loaded, (enables read and write pointers) when LOW during the L→H transition of \overline{RS} . Retransmit: In stand alone mode, \overline{RT} is used to enable the RETRANSMIT cycle. When taken LOW, \overline{RT} resets the read pointer to the first data location and the FIFO is then ready to retransmit data on the following READ operation(s). The flags will be affected according to specific data conditions.
3, 4, 5, 6, 7 28, 29, 30, 31	2, 3, 4, 5, 6 24, 25, 26, 27	D1 - D9	Input	Data Inputs
24	21	\overline{EF}	Output	Empty Flag: Indicates empty FIFO memory when LOW, inhibiting further READ cycles.
9	8	\overline{FF}	Output	Full Flag: Indicates full FIFO memory when LOW, inhibiting further WRITE cycles.
23	20	$\overline{XO}/\overline{HF}$	Output	Expansion Out: During depth expansion, \overline{XO} will pulse LOW on the last physical WRITE and READ operations, disabling writes then reads to the FIFO. Half-full Flag: During stand alone operation \overline{HF} indicates when the (Half-full + 1) memory location is written; will stay LOW until the (Half-full + 1) location is read.
10, 11, 13, 14 15, 19, 20, 21, 22	9, 10, 11, 12, 13 16, 17, 18, 19	Q1 - Q9	Output	Data Output: Output or high impedance.
32	28	Vcc	Supply	Power Supply: +5V 10%
16	14	Vss	Supply	Ground

FIFO

FUNCTIONAL DESCRIPTION

The MT52C9010 uses a dual-port SRAM memory cell with separate read and write pointers that results in a flexible length FIFO buffer memory, with independent, asynchronous READ and WRITE capabilities and with no fallthrough or bubblethrough time constraints.

Note: *For dual function pins, the function that is not being discussed will be surrounded by parentheses. For example, when discussing half-full flags the $\overline{XO}/\overline{HF}$ pin will be shown as $(\overline{XO})/\overline{HF}$.*

RESET

After V_{CC} is stable, RESET (\overline{RS}) must be taken LOW to initialize the read and write pointers and flags. RESET also sets the mode of operation, stand alone or expanded. During the RESET pulse, the state of the \overline{XI} pin will determine if the FIFO will operate in the stand alone or depth expansion mode. The stand alone mode is entered when \overline{XI} is LOW during the RESET cycle. When \overline{XI} is HIGH or is connected to $\overline{XO}/(\overline{HF})$ of another FIFO, the depth expansion mode is selected.

WRITING THE FIFO

Data is written into the FIFO when the write strobe (\overline{W}) pin is taken LOW, while \overline{FF} is HIGH. The WRITE cycle is initiated by the falling edge of \overline{W} and data on the D1-D9 pins is latched on the rising edge. If the location to be written is the last empty location in the FIFO, the \overline{FF} will be asserted (LOW) after the falling edge of \overline{W} . While \overline{FF} is LOW, any attempted writes will be inhibited, with no loss of data already stored in the FIFO. When a device is used in the stand alone mode, $(\overline{XO})/\overline{HF}$ is asserted when the half-full-plus-one location ($1024/2 + 1$) is written. It will stay asserted until the half-full-plus-one location is read or the FIFO is reset. The first write to an empty FIFO will cause \overline{EF} to go HIGH after the rising edge of \overline{W} . When operating in the depth expansion mode, the last write to a FIFO will cause \overline{FF} to go LOW and will cause \overline{XI} to pulse LOW. This will enable writes to the next FIFO in the chain.

READING THE FIFO

Information is read from the FIFO when the read strobe (\overline{R}) pin is taken LOW and data is available (\overline{EF} is HIGH). The data-out (Q1 - Q9) pins will go active (low Z) after the falling edge of \overline{R} and valid data will appear after the falling edge of \overline{R} . When the last data word is read, \overline{EF} will go LOW after the falling edge of \overline{R} . While \overline{EF} is asserted LOW, any attempted reads will be inhibited and the outputs will stay inactive (high Z). When the FIFO is being used in the single device mode and the half-full-plus-one location is read, $(\overline{XO})/\overline{HF}$ will go HIGH after the rising edge of \overline{R} . When the FIFO is full (\overline{FF} asserted) and a read is initiated, \overline{FF} will go HIGH after the rising edge of \overline{R} . When operating in the expanded mode, the last read to a FIFO will cause the \overline{EF} to go LOW and will cause \overline{XI} to pulse LOW. This will enable further reads from the next FIFO in the chain.

RETRANSMIT

In the stand alone mode, the MT52C9010 allows the receiving device to request that data just read from the FIFO to be repeated. When the $(\overline{FL})/\overline{RT}$ pin is taken LOW, the read pointer is reset to the first location while the write pointer is not affected. The receiver may again start reading the data from the beginning of the FIFO after $(\overline{FL})/\overline{RT}$ is taken HIGH. The empty, half-full and full flags will be affected as specified for the data volume.

DATA FLOW-THROUGH

Data flow-through is a method of writing and reading the FIFO at its full and empty points, respectively. By holding \overline{W} LOW when the FIFO is full, a WRITE can be initiated from the next ensuing READ pulse. This is referred to as a flow-through write. Flow-through writes are initiated from the rising edge of \overline{R} . When the FIFO is empty, a flow-through read can be done by holding \overline{R} LOW and letting the next WRITE initiate the READ. Flow-through reads are initiated from the rising edge of \overline{W} and access time measured from the rising edge of \overline{EF} .




Figure 1
DEPTH EXPANSION

WIDTH EXPANSION

The FIFO word width can be expanded, in increments of 9 bits, using either the stand alone or groups of expanded depth mode FIFOs. Expanded width operation is achieved by tying devices together with all control lines (\overline{W} , \overline{R} , etc.) in common. The flags are monitored from one device or one expanded-depth group (Figure 1), when expanding depth and width.

DEPTH EXPANSION

Multiple MT52C9010s may be cascaded to expand the depth of the FIFO buffer. Three pins are used to expand the memory depth, $\overline{XO}/(\overline{HF})$ and $\overline{FL}/(\overline{RT})$. Figure 1 illustrates a typical three device expansion. The depth expansion mode is entered during a RESET cycle, by tying the $\overline{XO}/(\overline{HF})$ pin of each device to the \overline{XI} pin of the next device in the chain. The first device to be loaded will have its $\overline{FL}/(\overline{RT})$ pin grounded. The remaining devices in the chain will have $\overline{FL}/(\overline{RT})$ tied HIGH. During RESET cycle, $\overline{XO}/(\overline{HF})$ of each device goes HIGH, disabling the read and write

pointers of every FIFO, except the first load device. When the last physical location of the first device is written, the $\overline{XO}/(\overline{HF})$ pin will pulse LOW on the falling edge of \overline{W} . This will "pass" the write pointer to the next device in the chain, enabling writes to that device and disabling the first. The writes will continue to go to the second device until it is full. Then it will "pass" the write pointer to the third device. This process continues until all devices are full. When the entire FIFO array is written, the full condition is signaled by ORing all the \overline{FF} pins, further writes are inhibited. On the last physical read of the first device, its $\overline{XO}/(\overline{HF})$ will pulse again. On the falling edge of \overline{R} , the read pointer is "passed" to the second device. The read pointer will, in effect, "chase" the write pointer through the extended FIFO array. The read pointer never overtakes the write pointer. On the last read, an empty condition is signaled by "ORing" all of the \overline{EF} pins. This inhibits further reads. While in the depth expansion mode, the half-full flag and retransmit functions are not available.

FIFO

TRUTH TABLE

MODE	INPUTS						OUTPUTS				NOTES
	W	R	RS	FL/RT	XI	D1-D9	EF	FF	XO/HF	Q1-Q9	
RESET	H	H	L	X	X	X	L	H	X	X	
WRITE	L	X	H	X	X	Data In	X	H	X	X	1
READ	X	L	H	X	X	X	H	X	X	Data Out	2
EMPTY (LAST READ)	X	H→L	H	X	X	X	H→L	X	X	Data Out	
FULL (LAST WRITE)	H→L	X	H	X	X	Data In	X	H→L	L	X	
HALF-FULL	H→L	X	H	X	X	Data In	X	H	H→L	X	3, 4
RETRANSMIT	H	H	H	L	X	X	H	X	X	X	4

NOTES:

1. WRITE operations are independent of READ operations.
2. READ operations are independent of WRITE operations.
3. The half-full location is $(1024/2 + 1)$ or 513.
4. Functional in stand alone mode only.

ABSOLUTE MAXIMUM RATINGS*

Voltage on V _{CC} supply relative to V _{SS}	-0.5V to +7.0V
Operating Temperature T _A (ambient)	0°C to 70°C
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1 Watt
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C, V_{CC} = 5.0V ± 10%)

DESCRIPTION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All inputs	V _{IH}	2.0	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All inputs	V _{IL}	-0.5	0.8	V	1, 2

DC ELECTRICAL CHARACTERISTICS

(0°C ≤ T_A ≤ 70°C, V_{CC} = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Current: Operating	$\bar{W}, \bar{R} \leq V_{IL}, V_{CC} = \text{Max.},$ Outputs Open	I _{CC}		100	mA	3
Power Supply Current: Standby	$\bar{W}, \bar{R} \geq V_{IH}, V_{CC} = \text{Max.}$	I _{SB1}		10	mA	
	$\bar{W}, \bar{R} \geq V_{CC} - 0.2, V_{CC} = \text{Max.}$ V _{IL} ≤ V _{SS} + 0.2, V _{IH} ≥ V _{CC} - 0.2, f = 0	I _{SB2}		1	mA	
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-10	10	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-10	10	μA	
Output High Voltage	I _{OH} = -2.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C, f = 1MHz V _{CC} = 5V	C _I		8	pF	4
Output Capacitance		C _O		8	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C, V_{CC} = 5.0V ±10%)

A.C. CHARACTERISTICS PARAMETER	SYM	-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Access Time	t _A		25		30		35	ns	
READ Cycle Time	t _{RC}	35		40		45		ns	
READ Recovery Time	t _{RR}	10		10		10		ns	
Read Pulse Width	t _{RPW}	25		30		35		ns	
Read LOW to low Z	t _{RLZ}	5		5		5		ns	
Read to HIGH to high Z	t _{RHZ}		18		20		20	ns	
Read HIGH to Data Valid	t _{DV}		18		20		20	ns	
WRITE Cycle Time	t _{WC}	35		40		45		ns	
Write Pulse Width	t _{WPW}	25		30		35		ns	
WRITE Recovery Time	t _{WR}	10		10		10		ns	
Write HIGH to LOW Z	t _{WLZ}	5		5		5		ns	5
Data Set-up Time	t _{DS}	15		18		20		ns	
Data Hold Time	t _{DH}	0		0		0		ns	
RESET Cycle Time	t _{RCS}	35		40		45		ns	
Reset Pulse Width	t _{RSP}	25		30		35		ns	6
RESET Recovery Time	t _{RSR}	10		10		10		ns	
Read HIGH to Reset HIGH	t _{RHS}	25		30		35		ns	
Write HIGH to Reset HIGH	t _{WRS}	25		30		35		ns	
RETRANSMIT Cycle Time	t _{RTC}	35		40		45		ns	
Retransmit Pulse Width	t _{RT}	25		30		35		ns	
RETRANSMIT Recovery Time	t _{RTR}	10		10		12		ns	
Retransmit Set-up Time	t _{RTS}	25		30		35		ns	
Reset to EF LOW	t _{EFL}		35		40		45	ns	
Reset to FF HIGH	t _{FFH}		35		40		45	ns	
Reset to HF HIGH	t _{HFH}		35		40		45	ns	
Read LOW to EF LOW	t _{REF}		25		30		35	ns	
Read HIGH to FF HIGH	t _{RFF}		25		30		35	ns	
Write LOW to FF LOW	t _{WFF}		25		30		35	ns	
Write HIGH to EF HIGH	t _{WEF}		25		30		35	ns	
Write LOW to HF LOW	t _{WHF}		35		40		45	ns	
Read HIGH to HF HIGH	t _{RHF}		35		40		45	ns	
Read Pulse after EF HIGH	t _{RPE}	25		30		35		ns	5
Write Pulse Width after FF HIGH	t _{WPF}	25		30		35		ns	
Read/Write to X0 LOW	t _{XOL}		25		30		35	ns	
Read/Write to X0 HIGH	t _{XOH}		25		30		35	ns	
XI Pulse Width	t _{XIP}	25		30		35		ns	
XI Set-up Time	t _{XIS}	15		15		15		ns	
XI Recovery Time	t _{XIR}	10		10		10		ns	

NOTES

1. All voltages referenced to V_{SS} (GND).
2. -3.0V for pulse width < 20ns.
3. I_{CC} is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Data flow-through data mode only.
6. Pulse widths less than minimum are not allowed.

AC TEST CONDITIONS

Input pulse level	0 to 3.0V
Input rise and fall times	5ns
Input timing reference level	1.5V
Output reference level	1.5V
Output load	See Figure 1






Fig. 1 OUTPUT LOAD EQUIVALENT


RESET




ASYNCHRONOUS READ AND WRITE




EMPTY FLAG



FULL FLAG




HALF-FULL FLAG



 DON'T CARE
 UNDEFINED


FIFO

EXPANSION MODE ($\overline{X0}$)




Note 1: $\overline{X0}$ of the Device 1 is connected to $\overline{X1}$ of Device 2.

EXPANSION MODE ($\overline{X1}$)




FIFO


RETRANSMIT





WRITE FLOW-THROUGH



READ FLOW-THROUGH



 DON'T CARE
 UNDEFINED

FIFO

FIFO

1K x 9 FIFO

MAILBOX REGISTER

FEATURES

- High speed: 25ns access, 35ns cycle time
- Asynchronous and simultaneous READ and WRITE
- Empty and Full Flags
- Automatic retransmit
- Transistor loads for maximum data integrity
- Low power
- Programmable Mailbox register

OPTIONS

- Timing
 - 25ns access time
 - 30ns access time
 - 35ns access time

MARKING

-25
-30
-35

- Packages
 - Plastic DIP
 - Ceramic DIP
 - PLCC
 - Ceramic LCC

None
C
EJ
EC

GENERAL DESCRIPTION


The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 6-transistor memory cell with resistive loads. They are fabricated using silicon gate CMOS technology.

There are three major user options that are available separately or in combination: expandable, mailbox register, and variable flags. Expandable FIFOs are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFOs have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFOs allow the user to program the level of two additional full and empty flags.


All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

PIN ASSIGNMENT (Top View)

28L DIP



32L/LCC



FIFO

 FIFO

FIFO

1K x 9 FIFO

VARIABLE FLAGS

FEATURES

- High speed: 25ns access, 35ns cycle time
- Asynchronous and simultaneous READ and WRITE
- Empty and Full Flags
- Automatic retransmit
- Transistor loads for maximum data integrity
- Low power
- Programmable Empty/Full Flags (128 increments)

OPTIONS

- Timing
 - 25ns access time
 - 30ns access time
 - 35ns access time

MARKING

- | | |
|-------------|------|
| • Packages | |
| Plastic DIP | None |
| Ceramic DIP | C |
| PLCC | EJ |
| Ceramic LCC | EC |

GENERAL DESCRIPTION


The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 6-transistor memory cell with resistive loads. They are fabricated using silicon gate CMOS technology.

There are three major user options that are available separately or in combination: expandable, mailbox register, and variable flags. Expandable FIFOs are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFOs have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFOs allow the user to program the level of two additional full and empty flags.


All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

PIN ASSIGNMENT (Top View)

28L DIP



32L/LCC



FIFO

FIFO

1K x 16 FIFO

VARIABLE FLAGS/MAILBOX REGISTER

FEATURES

- High speed: 25ns access, 35ns cycle time
- 16-bit word width
- Asynchronous and simultaneous READ and WRITE
- Empty and Full Flags
- Easy expansion capability
- Automatic retransmit
- Transistor loads for maximum data integrity
- Low power
- Programmable Mailbox register
- Programmable Empty/Full Flags (128 increments)

OPTIONS

- Timing
 - 25ns access time
 - 30ns access time
 - 35ns access time

- Packages
 - Plastic DIP
 - Ceramic DIP

MARKING

-25
-30
-35

None
C

GENERAL DESCRIPTION

The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 6-transistor memory cell with resistive loads. They are fabricated using silicon gate CMOS technology.

There are three major user options that are available separately or in combination: expandable, mailbox register, and variable flags. Expandable FIFOs are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFOs have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFOs allow the user to program the level of two additional full and empty flags.

All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

PIN ASSIGNMENT (Top View)

48L DIP

\bar{W}	1	48	Vcc
D8	2	47	D9
D7	3	46	D10
D6	4	45	D11
D5	5	44	D12
D4	6	43	D13
D3	7	42	D14
D2	8	41	D15
D1	9	40	D16
\bar{X}	10	39	FL/RT
\bar{V}	11	38	RS
Vss	12	37	XO/HF
\bar{F}	13	36	Vss
\bar{M}	14	35	EF
\bar{B}	15	34	VE
Q1	16	33	Q16
Q2	17	32	Q15
Q3	18	31	Q14
Q4	19	30	Q13
Q5	20	29	Q12
Q6	21	28	Q11
Q7	22	27	Q10
Q8	23	26	Q9
Vss	24	25	R

FIFO

 FIFO

FIFO

1K x 16 to 8 FIFO

VARIABLE FLAGS/MAILBOX REGISTER

FEATURES

- High speed: 25ns access, 35ns cycle time
- Asynchronous and simultaneous READ and WRITE
- Empty and Full Flags
- Easy expansion capability
- Automatic retransmit
- Transistor loads for maximum data integrity
- One chip interface between a 16 bit bus and an 8 bit bus
- Low power
- Programmable Mailbox register
- Programmable Empty/Full Flags (128 increments)

OPTIONS

- Timing
 - 25ns access time
 - 30ns access time
 - 35ns access time

MARKING

-25
-30
-35

- Packages
 - Plastic DIP
 - Ceramic DIP

None
C

PIN ASSIGNMENT (Top View)

40L DIP

\overline{W}	1	40	Vcc
D8	2	39	D9
D7	3	38	D10
D6	4	37	D11
D5	5	36	D12
D4	6	35	D13
D3	7	34	D14
D2	8	33	D15
D1	9	32	D16
\overline{XI}	10	31	$\overline{FL/RT}$
\overline{VF}	11	30	\overline{RS}
\overline{FF}	12	29	$\overline{XO/HF}$
\overline{MBS}	13	28	\overline{EF}
\overline{MBF}	14	27	\overline{VE}
NC	15	26	RC
Q1	16	25	Q8
Q2	17	24	Q7
Q3	18	23	Q6
Q4	19	22	Q5
Vss	20	21	\overline{R}



GENERAL DESCRIPTION

The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 6-transistor memory cell with resistive loads. They are fabricated using silicon gate CMOS technology.

There are three major user options that are available separately or in combination: expandable, mailbox register, and variable flags. Expandable FIFOs are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFOs have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFOs allow the user to program the level of two additional full and empty flags.

All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

FIFO

2K x 8 FIFO

VARIABLE FLAGS/MAILBOX REGISTER

FEATURES

- High speed: 25ns access, 35ns cycle time
- Asynchronous and simultaneous READ and WRITE
- Empty and Full Flags
- Automatic retransmit
- Transistor loads for maximum data integrity
- Low power
- Programmable Mailbox register
- Programmable Empty/Full Flags (128 increments)

OPTIONS

- Timing
 - 25ns access time
 - 30ns access time
 - 35ns access time

MARKING


-25
-30
-35

- Packages
 - Plastic DIP
 - Ceramic DIP

None
C

PIN ASSIGNMENT (Top View)

28L DIP



FIFO

GENERAL DESCRIPTION

The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 6-transistor memory cell with resistive loads. They are fabricated using silicon gate CMOS technology.

There are three major user options that are available separately or in combination: expandable, mailbox register, and variable flags. Expandable FIFOs are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFOs have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFOs allow the user to program the level of two additional full and empty flags.

All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

FIFO

2K x 9 FIFO

FEATURES

- Very high speed: 25, 30, and 35ns access
- High performance, low power CMOS process
- Single +5V $\pm 10\%$ supply
- Low power: 5mW typ. (standby); 350mW typ. (act.)
- TTL compatible inputs and outputs
- Asynchronous and simultaneous READ and WRITE
- Empty, Half-Full and Full Flags
- Auto-retransmit capability
- Fully expandable width and depth
- Pin function compatible with higher density 9000 series FIFOs

OPTIONS



- Timing
 - 25ns access time
 - 30ns access time
 - 35ns access time

MARKING

- Packages
 - Plastic DIP (600 mil)
 - Ceramic DIP (600 mil)
 - PLCC
 - Ceramic LCC

None
C
EJ
EC

PIN ASSIGNMENT (Top View)



FIFO

GENERAL DESCRIPTION


The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port, 6-transistor memory cell with resistive loads.

These devices are written and read in a first-in-first-out (FIFO) sequence. Dual read and write pointers handle the internal addressing, so no external address generation is required. Information can be written to and read from the FIFO asynchronously and independently at the input and output ports. This allows information to be transferred independently in and out of the FIFO at varying data rates. Visibility of the memory volume is given through empty, half-full, and full flags. While the full flag is asserted, attempted writes are inhibited. Likewise, while the empty

flag is asserted, further reads are inhibited and the outputs remain high impedance. Expansion out, expansion in, and first load pins are provided to expand the depth of the FIFO memory array, with no performance degradation. A retransmit pin allows data to be re-sent on the receiver's request when the FIFO is in the stand alone mode.

The depth of the FIFO can be expanded by cascading multiple devices in the depth expansion mode. Also, the MT52C9020 is speed, function and pin compatible with higher density FIFOs from Micron. This upward compatibility with the 4K x 9 FIFO provides a single chip depth expansion solution.

FIFO



FUNCTIONAL BLOCK DIAGRAM

PIN DESCRIPTIONS

LCC PIN NUMBER(S)	DIP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
25	22	\overline{RS}	Input	Reset: Taking \overline{RS} LOW will reset the FIFO by initializing the read and write pointers and all flags. After the device is powered up, it must be reset before any writes can take place. Reset also samples \overline{XI} and $\overline{FL/RT}$ to set the depth expansion mode.
2	1	\overline{W}	Input	Write Strobe: \overline{W} is taken LOW to write data from the input port (D1 - D9) into the FIFO memory array.
18	15	\overline{R}	Input	Read Strobe: \overline{R} is taken LOW to read data from the FIFO memory array to the output port (Q1 - Q9).
8	7	\overline{XI}	Input	Expansion In: Sets mode of operation on the L→H transition of \overline{RS} ; stand alone when LOW; depth expansion when HIGH. When in depth expansion, \overline{XI} will be pulsed LOW once to enable write pointer, then again to enable read pointer.
26	23	$\overline{FL/RT}$	Input	First Load: In depth expansion mode, \overline{FL} will enable the device as the first to be loaded, (enables read and write pointers) when LOW during the L→H transition of \overline{RS} . Retransmit: In stand alone mode, \overline{RT} is used to enable the RETRANSMIT cycle. When taken LOW, \overline{RT} resets the read pointer to the first data location and the FIFO is then ready to retransmit data on the following READ operation(s). The flags will be affected according to specific data conditions.
3, 4, 5, 6, 7 28, 29, 30, 31	2, 3, 4, 5, 6 24, 25, 26, 27	D1 - D9	Input	Data Inputs
24	21	\overline{EF}	Output	Empty Flag: Indicates empty FIFO memory when LOW, inhibiting further READ cycles.
9	8	\overline{FF}	Output	Full Flag: Indicates full FIFO memory when LOW, inhibiting further WRITE cycles.
23	20	$\overline{XO/HF}$	Output	Expansion Out: During depth expansion, \overline{XO} will pulse LOW on the last physical WRITE and READ operations, disabling writes then reads to the FIFO. Half-full Flag: During stand alone operation \overline{HF} indicates when the (Half-full + 1) memory location is written; will stay LOW until the (Half-full + 1) location is read.
10,11,13,14 15, 19, 20,21,22	9,10,11,12,13 16, 17, 18,19	Q1 - Q9	Output	Data Output: Output or high impedance.
32	28	Vcc	Supply	Power Supply: +5V 10%
16	14	Vss	Supply	Ground

FUNCTIONAL DESCRIPTION

The MT52C9020 uses a dual-port SRAM memory cell with separate read and write pointers that results in a flexible length FIFO buffer memory, with independent, asynchronous READ and WRITE capabilities and with no fallthrough or bubblethrough time constraints.

Note: *For dual function pins, the function that is not being discussed will be surrounded by parentheses. For example, when discussing half-full flags the $\overline{XO}/\overline{HF}$ pin will be shown as $(\overline{XO})/\overline{HF}$.*

RESET

After V_{CC} is stable, RESET (\overline{RS}) must be taken LOW to initialize the read and write pointers and flags. RESET also sets the mode of operation, stand alone or expanded. During the RESET pulse, the state of the \overline{XI} pin will determine if the FIFO will operate in the stand alone or depth expansion mode. The stand alone mode is entered when \overline{XI} is LOW during the RESET cycle. When \overline{XI} is HIGH or is connected to $\overline{XO}/(\overline{HF})$ of another FIFO, the depth expansion mode is selected.

WRITING THE FIFO

Data is written into the FIFO when the write strobe (\overline{W}) pin is taken LOW, while \overline{FF} is HIGH. The WRITE cycle is initiated by the falling edge of \overline{W} and data on the D1-D9 pins is latched on the rising edge. If the location to be written is the last empty location in the FIFO, the \overline{FF} will be asserted (LOW) after the falling edge of \overline{W} . While \overline{FF} is LOW, any attempted writes will be inhibited, with no loss of data already stored in the FIFO. When a device is used in the stand alone mode, $(\overline{XO})/\overline{HF}$ is asserted when the half-full-plus-one location $(2048/2 + 1)$ is written. It will stay asserted until the half-full-plus-one location is read or the FIFO is reset. The first write to an empty FIFO will cause \overline{EF} to go HIGH after the rising edge of \overline{W} . When operating in the depth expansion mode, the last write to a FIFO will cause \overline{FF} to go LOW and will cause \overline{XI} to pulse LOW. This will enable writes to the next FIFO in the chain.

READING THE FIFO

Information is read from the FIFO when the read strobe (\overline{R}) pin is taken LOW and data is available (\overline{EF} is HIGH). The data-out (Q1 - Q9) pins will go active (low Z) t_{RLZ} after the falling edge of \overline{R} and valid data will appear t_A after the falling edge of \overline{R} . When the last data word is read, \overline{EF} will go LOW after the falling edge of \overline{R} . While \overline{EF} is asserted LOW, any attempted reads will be inhibited and the outputs will stay inactive (high Z). When the FIFO is being used in the single device mode and the half-full-plus-one location is read, $(\overline{XO})/\overline{HF}$ will go HIGH after the rising edge of \overline{R} . When the FIFO is full (\overline{FF} asserted) and a read is initiated, \overline{FF} will go HIGH after the rising edge of \overline{R} . When operating in the expanded mode, the last read to a FIFO will cause the \overline{EF} to go LOW and will cause \overline{XI} to pulse LOW. This will enable further reads from the next FIFO in the chain.

RETRANSMIT

In the stand alone mode, the MT52C9020 allows the receiving device to request that data just read from the FIFO to be repeated. When the $(\overline{FL})/\overline{RT}$ pin is taken LOW, the read pointer is reset to the first location while the write pointer is not affected. The receiver may again start reading the data from the beginning of the FIFO t_{RTR} after $(\overline{FL})/\overline{RT}$ is taken HIGH. The empty, half-full and full flags will be affected as specified for the data volume.

DATA FLOW-THROUGH

Data flow-through is a method of writing and reading the FIFO at its full and empty points, respectively. By holding \overline{W} LOW when the FIFO is full, a WRITE can be initiated from the next ensuing READ pulse. This is referred to as a flow-through write. Flow-through writes are initiated from the rising edge of \overline{R} . When the FIFO is empty, a flow-through read can be done by holding \overline{R} LOW and letting the next WRITE initiate the READ. Flow-through reads are initiated from the rising edge of \overline{W} and access time measured from the rising edge of \overline{EF} .




Figure 1
DEPTH EXPANSION

WIDTH EXPANSION

The FIFO word width can be expanded, in increments of 9 bits, using either the stand alone or groups of expanded depth mode FIFOs. Expanded width operation is achieved by tying devices together with all control lines (\overline{W} , \overline{R} , etc.) in common. The flags are monitored from one device or one expanded-depth group (Figure 1), when expanding depth and width.

DEPTH EXPANSION

Multiple MT52C9020s may be cascaded to expand the depth of the FIFO buffer. Three pins are used to expand the memory depth, \overline{XI} , $\overline{XO}/(\overline{HF})$ and $\overline{FL}/(\overline{RT})$. Figure 1 illustrates a typical three device expansion. The depth expansion mode is entered during a reset cycle, by tying the $\overline{XO}/(\overline{HF})$ pin of each device to the \overline{XI} pin of the next device in the chain. The first device to be loaded will have its $\overline{FL}/(\overline{RT})$ pin grounded. The remaining devices in the chain will have $\overline{FL}/(\overline{RT})$ tied HIGH. During reset cycle, $\overline{XO}/(\overline{HF})$ of each device goes HIGH, disabling the read and write point-

ers of every FIFO, except the first load device. When the last physical location of the first device is written, the $\overline{XO}/(\overline{HF})$ pin will pulse LOW on the falling edge of \overline{W} . This will "pass" the write pointer to the next device in the chain, enabling writes to that device and disabling the first. The writes will continue to go to the second device until it is full. Then it will "pass" the write pointer to the third device. This process continues until all devices are full. When the entire FIFO array is written, the full condition is signaled by ORing all the \overline{FF} pins, further writes are inhibited. On the last physical read of the first device, its $\overline{XO}/(\overline{HF})$ will pulse again. On the falling edge of \overline{R} , the read pointer is "passed" to the second device. The read pointer will, in effect, "chase" the write pointer through the extended FIFO array. The read pointer never overtakes the write pointer. On the last read, an empty condition is signaled by "ORing" all of the \overline{EF} pins. This inhibits further reads. While in the depth expansion mode, the half-full flag and retransmit functions are not available.



TRUTH TABLE

MODE	INPUTS						OUTPUTS				NOTES
	W	R	RS	FL/RT	XI	D1-D9	EF	FF	XO/HF	Q1-Q9	
RESET	H	H	L	X	X	X	L	H	X	X	
WRITE	L	X	H	X	X	Data In	X	H	X	X	1
READ	X	L	H	X	X	X	H	X	X	Data Out	2
EMPTY (LAST READ)	X	H→L	H	X	X	X	H→L	X	X	Data Out	
FULL (LAST WRITE)	H→L	X	H	X	X	Data In	X	H→L	L	X	
HALF-FULL	H→L	X	H	X	X	Data In	X	H	H→L	X	3, 4
RETRANSMIT	H	H	H	L	X	X	H	X	X	X	4

NOTES:

1. WRITE operations are independent of READ operations.
2. READ operations are independent of WRITE operations.
3. The half-full location is $(2048/2 + 1)$ or 1025.
4. Functional in stand alone mode only.

FIFO

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{CC} supply relative to V_{SS}-0.5V to +7.0V
 Operating Temperature T_A (ambient) 0°C to 70°C
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1 Watt
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C, V_{CC} = 5.0V ± 10%)

DESCRIPTION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All inputs	V _{IH}	2.0	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All inputs	V _{IL}	-0.5	0.8	V	1, 2

DC ELECTRICAL CHARACTERISTICS

(0°C ≤ T_A ≤ 70°C, V_{CC} = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Current: Operating	$\overline{W}, \overline{R} \leq V_{IL}, V_{CC} = \text{Max.},$ Outputs Open	I _{CC}		100	mA	3
Power Supply Current: Standby	$\overline{W}, \overline{R} \geq V_{IH}, V_{CC} = \text{Max.}$	I _{SB1}		10	mA	
	$\overline{W}, \overline{R} \geq V_{CC} - 0.2, V_{CC} = \text{Max.}$ V _{IL} ≤ V _{SS} + 0.2, V _{IH} ≥ V _{CC} - 0.2, f = 0	I _{SB2}		1	mA	
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-10	10	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-10	10	μA	
Output High Voltage	I _{OH} = -2.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C, f = 1MHz V _{CC} = 5V	C _I		8	pF	4
Output Capacitance		C _O		8	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C, V_{CC} = 5.0V ±10%)

A.C. CHARACTERISTICS		-25		-30		-35			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Access Time	t _A		25		30		35	ns	
READ Cycle Time	t _{RC}	35		40		45		ns	
READ Recovery Time	t _{RR}	10		10		10		ns	
Read Pulse Width	t _{RPW}	25		30		35		ns	
Read LOW to low Z	t _{RLZ}	5		5		5		ns	
Read to HIGH to high Z	t _{RHZ}		18		20		20	ns	
Read HIGH to Data Valid	t _{DV}		18		20		20	ns	
WRITE Cycle Time	t _{WC}	35		40		45		ns	
Write Pulse Width	t _{WPW}	25		30		35		ns	
WRITE Recovery Time	t _{WR}	10		10		10		ns	
Write HIGH to LOW Z	t _{WLZ}	5		5		5		ns	5
Data Set-up Time	t _{DS}	15		18		20		ns	
Data Hold Time	t _{DH}	0		0		0		ns	
RESET Cycle Time	t _{RCS}	35		40		45		ns	
Reset Pulse Width	t _{RSP}	25		30		35		ns	6
RESET Recovery Time	t _{RSR}	10		10		10		ns	
Read HIGH to Reset HIGH	t _{RRS}	25		30		35		ns	
Write HIGH to Reset HIGH	t _{WRS}	25		30		35		ns	
RETRANSMIT Cycle Time	t _{RTC}	35		40		45		ns	
Retransmit Pulse Width	t _{RT}	25		30		35		ns	
RETRANSMIT Recovery Time	t _{RTR}	10		10		12		ns	
Retransmit Set-up Time	t _{RTS}	25		30		35		ns	
Reset to EF LOW	t _{EFL}		35		40		45	ns	
Reset to FF HIGH	t _{FFH}		35		40		45	ns	
Reset to HF HIGH	t _{HFH}		35		40		45	ns	
Read LOW to EF LOW	t _{REF}	25		30		35		ns	
Read HIGH to FF HIGH	t _{RFF}	25		30		35		ns	
Write LOW to FF LOW	t _{WFF}	25		30		35		ns	
Write HIGH to EF HIGH	t _{WEF}	25		30		35		ns	
Write LOW to HF LOW	t _{WHF}	35		40		45		ns	
Read HIGH to HF HIGH	t _{RHF}		35		40		45	ns	
Read Pulse after EF HIGH	t _{RPE}	25		30		35		ns	5
Write Pulse Width after FF HIGH	t _{WPF}	25		30		35		ns	
Read/Write to X0 LOW	t _{XOL}		25		30		35	ns	
Read/Write to X0 HIGH	t _{XOH}		25		30		35	ns	
XI Pulse Width	t _{XIP}	25		30		35		ns	
XI Set-up Time	t _{XIS}	15		15		15		ns	
XI Recovery Time	t _{XIR}	10		10		10		ns	

NOTES

1. All voltages referenced to V_{SS} (GND).
2. -3.0V for pulse width < 20ns.
3. I_{CC} is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Data flow-through data mode only.
6. Pulse widths less than minimum are not allowed.

AC TEST CONDITIONS

Input pulse level	0 to 3.0V
Input rise and fall times	5ns
Input timing reference level	1.5V
Output reference level	1.5V
Output load	See Figure 1






Fig. 1 OUTPUT LOAD EQUIVALENT


RESET




ASYNCHRONOUS READ AND WRITE




EMPTY FLAG



FULL FLAG




HALF-FULL FLAG




FIFO

EXPANSION MODE ($\overline{X0}$)




Note 1: $\overline{X0}$ of the Device 1 is connected to $\overline{X1}$ of Device 2.

EXPANSION MODE ($\overline{X1}$)




FIFO


RETRANSMIT



WRITE FLOW-THROUGH



READ FLOW-THROUGH



 DON'T CARE
 UNDEFINED

FPO

FIFO

2K x 9 FIFO

MAILBOX REGISTER

FEATURES

- High speed: 25ns access, 35ns cycle time
- Asynchronous and simultaneous READ and WRITE
- Empty and Full Flags
- Automatic retransmit
- Transistor loads for maximum data integrity
- Low power
- Programmable Mailbox register

OPTIONS

- Timing
 - 25ns access time
 - 30ns access time
 - 35ns access time

MARKING

- Packages
 - Plastic DIP
 - Ceramic DIP
 - PLCC
 - Ceramic LCC

None
C
EJ
EC

GENERAL DESCRIPTION


The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 6-transistor memory cell with resistive loads. They are fabricated using silicon gate CMOS technology.

There are three major user options that are available separately or in combination: expandable, mailbox register, and variable flags. Expandable FIFOs are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFOs have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFOs allow the user to program the level of two additional full and empty flags.


All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

PIN ASSIGNMENT (Top View)

28L DIP



32L/LCC



FIFO

FIFO

2K x 9 FIFO

VARIABLE FLAGS

FEATURES

- High speed: 25ns access, 35ns cycle time
- Asynchronous and simultaneous READ and WRITE
- Empty and Full Flags
- Automatic retransmit
- Transistor loads for maximum data integrity
- Low power
- Programmable Empty/Full Flags (128 increments)

OPTIONS

- Timing
 - 25ns access time
 - 30ns access time
 - 35ns access time

MARKING

- Packages

Plastic DIP	None
Ceramic DIP	C
Plastic LCC	EJ
Ceramic LCC	EC

GENERAL DESCRIPTION


The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 6-transistor memory cell with resistive loads. They are fabricated using silicon gate CMOS technology.

There are three major user options that are available separately or in combination: expandable, mailbox register, and variable flags. Expandable FIFOs are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFOs have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFOs allow the user to program the level of two additional full and empty flags.


All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

PIN ASSIGNMENT (Top View)

28L DIP



32L/LCC





FIFO

2K x 16 FIFO

VARIABLE FLAGS/MAILBOX REGISTER

FEATURES

- Very high speed: 25, 30, and 35ns access
- High performance, low power CMOS process
- Single +5V \pm 10% supply
- Low power: 5mW typ. (standby); 350mW typ. (act.)
- TTL compatible inputs and outputs
- Asynchronous and simultaneous READ and WRITE
- Empty, Half-Full and Full Flags
- Auto-retransmit capability
- Fully expandable width and depth
- Mailbox Register
- Programmable Full and Empty Flags (128 increments)
- 16 bit data bus reduces chip count

OPTIONS


- Timing
 - 25ns access time
 - 30ns access time
 - 35ns access time

MARKING

- Packages

Plastic DIP (600 mil)	None
Ceramic DIP (600 mil)	C
PLCC	EJ
Ceramic LCC	EC

PIN ASSIGNMENT (Top View)



FIFO

GENERAL DESCRIPTION

The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port, 6-transistor memory cell with resistive loads.

These devices are written and read in a first-in-first-out (FIFO) sequence. Dual read and write pointers handle the internal addressing, so no external address generation is required. Information can be written to and read from the FIFO asynchronously and independently at the input and output ports. This allows information to be transferred independently in and out of the FIFO at varying data rates. Visibility of the memory volume is given through empty, variable empty, half-full, variable full, and full flags. While the full flag is asserted, attempted writes are inhibited.

Likewise, while the empty flag is asserted, further reads are inhibited and the outputs remain high impedance. The variable empty, and full flags are programmed to an offset from empty and full, respectively. A mailbox register and mailbox full flag provide single word transfer around the FIFO memory array. A retransmit pin allows data to be re-sent on the receiver's request when the FIFO is in the stand alone mode.

The depth of the FIFO can be expanded by cascading multiple devices in the depth expansion mode. Expansion out, expansion in, and first load pins are provided to expand the depth of the FIFO memory array, with no performance degradation.

 FIFO

FIFO

2K x 16/8 FIFO

VARIABLE FLAGS/MAILBOX REGISTER

FEATURES

- Very high speed: 25, 30, and 35ns access
- High performance, low power CMOS process
- Single +5V ±10% supply
- Low power: 5mW typ. (standby), 350mW typ. (act.)
- TTL compatible inputs and outputs
- Asynchronous and simultaneous READ and WRITE
- Empty, Half-Full and Full Flags
- Auto-retransmit capability
- Fully expandable width and depth
- Mailbox Register
- Programmable Full and Empty Flags (128 increments)
- Bus muxing from 16 to 8 bits

OPTIONS

- Timing
 - 25ns access time
 - 30ns access time
 - 35ns access time


MARKING

- Packages

Plastic DIP (600 mil)	None
Ceramic DIP (600 mil)	C
PLCC	EJ
Ceramic LCC	EC

PIN ASSIGNMENT (Top View)

40L DIP



FIFO

GENERAL DESCRIPTION

The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port, 6-transistor memory cell with resistive loads.

These devices are written and read in a first-in-first-out (FIFO) sequence. Dual read and write pointers handle the internal addressing, so no external address generation is required. Information can be written to and read from the FIFO asynchronously and independently at the input and output ports. This allows information to be transferred independently in and out of the FIFO at varying data rates. Visibility of the memory volume is given through empty, variable empty, half-full, variable full, and full flags. While the full flag is asserted, attempted writes are inhibited.

Likewise, while the empty flag is asserted, further reads are inhibited and the outputs remain high impedance. The variable empty, and full flags are programmed to an offset from empty and full, respectively. A mailbox register and mailbox full flag provide single word transfer around the FIFO memory array. A retransmit pin allows data to be resent on the receiver's request when the FIFO is in the stand alone mode.

The depth of the FIFO can be expanded by cascading multiple devices in the depth expansion mode. Expansion out, expansion in, and first load pins are provided to expand the depth of the FIFO memory array, with no performance degradation.

FIFO

4K x 8 FIFO

VARIABLE FLAGS/MAILBOX REGISTER

FEATURES

- High speed: 25ns access, 35ns cycle time
- Asynchronous and simultaneous READ and WRITE
- Empty and Full Flags
- Automatic retransmit
- Transistor loads for maximum data integrity
- Low power
- Programmable Mailbox register
- Programmable Empty/Full Flags (128 increments)

OPTIONS

- Timing
 - 25ns access time
 - 30ns access time
 - 35ns access time
- Packages
 - Plastic DIP
 - Ceramic DIP

MARKING

-25
-30
-35

None
C

GENERAL DESCRIPTION


The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 6-transistor memory cell with resistive loads. They are fabricated using silicon gate CMOS technology.

There are three major user options that are available separately or in combination: expandable, mailbox register, and variable flags. Expandable FIFOs are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFOs have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFOs allow the user to program the level of two additional full and empty flags.

All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

PIN ASSIGNMENT (Top View)

28L DIP



FIFO

FIFO

4K x 9 FIFO

FEATURES

- Very high speed: 25, 30, and 35ns access
- High performance, low power CMOS process
- Single +5V ±10% supply
- Low power: 5mW typ. (standby); 350mW typ. (act.)
- TTL compatible inputs and outputs
- Asynchronous and simultaneous READ and WRITE
- Empty, Half-Full and Full Flags
- Auto-retransmit capability
- Fully expandable width and depth

OPTIONS



- Timing
 - 25ns access time
 - 30ns access time
 - 35ns access time

MARKING

- Packages
 - Plastic DIP (600 mil)
 - Ceramic DIP (600 mil)
 - PLCC
 - Ceramic LCC

None
C
EJ
EC

PIN ASSIGNMENT (Top View)



GENERAL DESCRIPTION

The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port, 6-transistor memory cell with resistive loads.


These devices are written and read in a first-in-first-out (FIFO) sequence. Dual read and write pointers handle the internal addressing, so no external address generation is required. Information can be written to and read from the FIFO asynchronously and independently at the input and output ports. This allows information to be transferred independently in and out of the FIFO at varying data rates. Visibility of the memory volume is given through empty,

half-full, and full flags. While the full flag is asserted, attempted writes are inhibited. Likewise, while the empty flag is asserted, further reads are inhibited and the outputs remain high impedance. Expansion out, expansion in, and first load pins are provided to expand the depth of the FIFO memory array, with no performance degradation. A re-transmit pin allows data to be re-sent on the receiver's request when the FIFO is in the stand alone mode.

The depth of the FIFO can be expanded by cascading multiple devices in the depth expansion mode.

FIFO

FIFO



FUNCTIONAL BLOCK DIAGRAM

PIN DESCRIPTIONS

LCC PIN NUMBER(S)	DIP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
25	22	\overline{RS}	Input	Reset: Taking \overline{RS} LOW will reset the FIFO by initializing the read and write pointers and all flags. After the device is powered up, it must be reset before any writes can take place. Reset also samples \overline{XI} and $\overline{FL/RT}$ to set the depth expansion mode.
2	1	\overline{W}	Input	Write Strobe: \overline{W} is taken LOW to write data from the input port (D1 - D9) into the FIFO memory array.
18	15	\overline{R}	Input	Read Strobe: \overline{R} is taken LOW to read data from the FIFO memory array to the output port (Q1 - Q9).
8	7	\overline{XI}	Input	Expansion In: Sets mode of operation on the L→H transition of \overline{RS} ; stand alone when LOW; depth expansion when HIGH. When in depth expansion, \overline{XI} will be pulsed LOW once to enable write pointer, then again to enable read pointer.
26	23	$\overline{FL/RT}$	Input	First Load: In depth expansion mode, \overline{FL} will enable the device as the first to be loaded, (enables read and write pointers) when LOW during the L→H transition of \overline{RS} . Retransmit: In stand alone mode, \overline{RT} is used to enable the RETRANSMIT cycle. When taken LOW, \overline{RT} resets the read pointer to the first data location and the FIFO is then ready to retransmit data on the following READ operation(s). The flags will be affected according to specific data conditions.
3, 4, 5, 6, 7 28, 29, 30,31	2, 3, 4, 5, 6 24, 25, 26,27	D1 - D9	Input	Data Inputs
24	21	\overline{EF}	Output	Empty Flag: Indicates empty FIFO memory when LOW, inhibiting further READ cycles.
9	8	\overline{FF}	Output	Full Flag: Indicates full FIFO memory when LOW, inhibiting further WRITE cycles.
23	20	$\overline{XO}/\overline{HF}$	Output	Expansion Out: During depth expansion, \overline{XO} will pulse LOW on the last physical WRITE and READ operations, disabling writes then reads to the FIFO. Half-full Flag: During stand alone operation \overline{HF} indicates when the (Half-full + 1) memory location is written; will stay LOW until the (Half-full + 1) location is read.
10,11,13,14 15, 19, 20,21,22	9,10,11,12,13 16, 17, 18,19	Q1 - Q9	Output	Data Output: Output or high impedance.
32	28	Vcc	Supply	Power Supply: +5V ±10%
16	14	Vss	Supply	Ground

FIFO

FUNCTIONAL DESCRIPTION

The MT52C9040 uses a dual-port SRAM memory cell with separate read and write pointers that results in a flexible length FIFO buffer memory, with independent, asynchronous READ and WRITE capabilities and with no fallthrough or bubblethrough time constraints.

Note: For dual function pins, the function that is not being discussed will be surrounded by parentheses. For example, when discussing half-full flags the $\overline{XO}/\overline{HF}$ pin will be shown as $(\overline{XO})/\overline{HF}$.

RESET

After Vcc is stable, RESET (\overline{RS}) must be taken LOW to initialize the read and write pointers and flags. RESET also sets the mode of operation, stand alone or expanded. During the RESET pulse, the state of the \overline{XI} pin will determine if the FIFO will operate in the stand alone or depth expansion mode. The stand alone mode is entered when \overline{XI} is LOW during the RESET cycle. When \overline{XI} is HIGH or is connected to $\overline{XO}/(\overline{HF})$ of another FIFO, the depth expansion mode is selected.

WRITING THE FIFO

Data is written into the FIFO when the write strobe (\overline{W}) pin is taken LOW, while \overline{FF} is HIGH. The WRITE cycle is initiated by the falling edge of \overline{W} and data on the D1-D9 pins is latched on the rising edge. If the location to be written is the last empty location in the FIFO, the \overline{FF} will be asserted (LOW) after the falling edge of \overline{W} . While \overline{FF} is LOW, any attempted writes will be inhibited, with no loss of data already stored in the FIFO. When a device is used in the stand alone mode, $(\overline{XO})/\overline{HF}$ is asserted when the half-full-plus-one location ($4096/2 + 1$) is written. It will stay asserted until the half-full-plus-one location is read or the FIFO is reset. The first write to an empty FIFO will cause \overline{EF} to go HIGH after the rising edge of \overline{W} . When operating in the depth expansion mode, the last write to a FIFO will cause \overline{FF} to go LOW and will cause \overline{XI} to pulse LOW. This will enable writes to the next FIFO in the chain.

READING THE FIFO

Information is read from the FIFO when the read strobe (\overline{R}) pin is taken LOW and data is available (\overline{EF} is HIGH). The data-out (Q1 - Q9) pins will go active (low Z) \uparrow RLZ after the falling edge of \overline{R} and valid data will appear \uparrow A after the falling edge of \overline{R} . When the last data word is read, \overline{EF} will go LOW after the falling edge of \overline{R} . While \overline{EF} is asserted LOW, any attempted reads will be inhibited and the outputs will stay inactive (high Z). When the FIFO is being used in the single device mode and the half-full-plus-one location is read, $(\overline{XO})/\overline{HF}$ will go HIGH after the rising edge of \overline{R} . When the FIFO is full (\overline{FF} asserted) and a read is initiated, \overline{FF} will go HIGH after the rising edge of \overline{R} . When operating in the expanded mode, the last read to a FIFO will cause the \overline{EF} to go LOW and will cause \overline{XI} to pulse LOW. This will enable further reads from the next FIFO in the chain.

RETRANSMIT

In the stand alone mode, the MT52C9040 allows the receiving device to request that data just read from the FIFO to be repeated. When the $(\overline{FL})/\overline{RT}$ pin is taken LOW, the read pointer is reset to the first location while the write pointer is not affected. The receiver may again start reading the data from the beginning of the FIFO \uparrow RTR after $(\overline{FL})/\overline{RT}$ is taken HIGH. The empty, half-full and full flags will be affected as specified for the data volume.

DATA FLOW-THROUGH

Data flow-through is a method of writing and reading the FIFO at its full and empty points, respectively. By holding \overline{W} LOW when the FIFO is full, a WRITE can be initiated from the next ensuing READ pulse. This is referred to as a flow-through write. Flow-through writes are initiated from the rising edge of \overline{R} . When the FIFO is empty, a flow-through read can be done by holding \overline{R} LOW and letting the next WRITE initiate the READ. Flow-through reads are initiated from the rising edge of \overline{W} and access time measured from the rising edge of \overline{EF} .




Figure 1
DEPTH EXPANSION

WIDTH EXPANSION

The FIFO word width can be expanded, in increments of 9 bits, using either the stand alone or groups of expanded depth mode FIFOs. Expanded width operation is achieved by tying devices together with all control lines (\bar{W} , \bar{R} , etc.) in common. The flags are monitored from one device or one expanded-depth group (Figure 1), when expanding depth and width.

DEPTH EXPANSION

Multiple MT52C9040s may be cascaded to expand the depth of the FIFO buffer. Three pins are used to expand the memory depth, $\bar{X}\bar{I}$, $\bar{X}\bar{O}/(\bar{H}\bar{F})$ and $\bar{F}\bar{L}/(\bar{R}\bar{T})$. Figure 1 illustrates a typical three device expansion. The depth expansion mode is entered during a RESET cycle, by tying the $\bar{X}\bar{O}/(\bar{H}\bar{F})$ pin of each device to the $\bar{X}\bar{I}$ pin of the next device in the chain. The first device to be loaded will have its $\bar{F}\bar{L}/(\bar{R}\bar{T})$ pin grounded. The remaining devices in the chain will have $\bar{F}\bar{L}/(\bar{R}\bar{T})$ tied HIGH. During RESET cycle, $\bar{X}\bar{O}/(\bar{H}\bar{F})$ of each device goes HIGH, disabling the read and write

pointers of every FIFO, except the first load device. When the last physical location of the first device is written, the $\bar{X}\bar{O}/(\bar{H}\bar{F})$ pin will pulse LOW on the falling edge of \bar{W} . This will "pass" the write pointer to the next device in the chain, enabling writes to that device and disabling the first. The writes will continue to go to the second device until it is full. Then it will "pass" the write pointer to the third device. This process continues until all devices are full. When the entire FIFO array is written, the full condition is signaled by ORing all the $\bar{F}\bar{F}$ pins, further writes are inhibited. On the last physical read of the first device, its $\bar{X}\bar{O}/(\bar{H}\bar{F})$ will pulse again. On the falling edge of \bar{R} , the read pointer is "passed" to the second device. The read pointer will, in effect, "chase" the write pointer through the extended FIFO array. The read pointer never overtakes the write pointer. On the last read, an empty condition is signaled by "ORing" all of the $\bar{E}\bar{F}$ pins. This inhibits further reads. While in the depth expansion mode, the half-full flag and retransmit functions are not available.

FIFO

TRUTH TABLE

MODE	INPUTS						OUTPUTS				NOTES
	W	R	RS	FL/RT	XI	D1-D9	EF	FF	XO/HF	Q1-Q9	
RESET	H	H	L	X	X	X	L	H	X	X	
WRITE	L	X	H	X	X	Data In	X	H	X	X	1
READ	X	L	H	X	X	X	H	X	X	Data Out	2
EMPTY (LAST READ)	X	H→L	H	X	X	X	H→L	X	X	Data Out	
FULL (LAST WRITE)	H→L	X	H	X	X	Data In	X	H→L	L	X	
HALF-FULL	H→L	X	H	X	X	Data In	X	H	H→L	X	3, 4
RETRANSMIT	H	H	H	L	X	X	H	X	X	X	4

NOTES:

1. WRITE operations are independent of READ operations.
2. READ operations are independent of WRITE operations.
3. The half-full location is $(4096/2 + 1)$ or 2049.
4. Functional in stand alone mode only.

FIFO

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss-0.5V to +7.0V
Operating Temperature T _A (ambient)0°C to 70°C
Storage Temperature (Ceramic)-65°C to +150°C
Storage Temperature (Plastic)-55°C to +150°C
Power Dissipation1 Watt
Short Circuit Output Current50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C, Vcc = 5.0V ± 10%)

DESCRIPTION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, All inputs	V _{IH}	2.0	Vcc+1	V	1
Input Low (Logic 0) Voltage, All inputs	V _{IL}	-0.5	0.8	V	1, 2

DC ELECTRICAL CHARACTERISTICS

(0°C ≤ T_A ≤ 70°C, Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Current: Operating	$\bar{W}, \bar{R} \leq V_{IL}, V_{CC} = \text{Max.},$ Outputs Open	I _{CC}		100	mA	3
Power Supply Current: Standby	$\bar{W}, \bar{R} \geq V_{IH}, V_{CC} = \text{Max.}$	I _{SB1}		10	mA	
	$\bar{W}, \bar{R} \geq V_{CC} - 0.2, V_{CC} = \text{Max.}$ V _{IL} ≤ V _{SS} + 0.2, V _{IH} ≥ V _{CC} - 0.2, f = 0	I _{SB2}		1	mA	
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-10	10	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-10	10	μA	
Output High Voltage	I _{OH} = -2.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C, f = 1MHz	C _I		8	pF	4
Output Capacitance	V _{CC} = 5V	C _O		8	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C, V_{CC} = 5.0V ±10%)

A.C. CHARACTERISTICS PARAMETER	SYM	-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Access Time	t _A		25		30		35	ns	
READ Cycle Time	t _{RC}	35		40		45		ns	
READ Recovery Time	t _{RR}	10		10		10		ns	
Read Pulse Width	t _{RPW}	25		30		35		ns	
Read LOW to low Z	t _{RLZ}	5		5		5		ns	
Read to HIGH to high Z	t _{RHZ}		18		20		20	ns	
Read HIGH to Data Valid	t _{DV}		18		20		20	ns	
WRITE Cycle Time	t _{WC}	35		40		45		ns	
Write Pulse Width	t _{WPW}	25		30		35		ns	
WRITE Recovery Time	t _{WR}	10		10		10		ns	
Write HIGH to LOW Z	t _{WLZ}	5		5		5		ns	5
Data Set-up Time	t _{DS}	15		18		20		ns	
Data Hold Time	t _{DH}	0		0		0		ns	
RESET Cycle Time	t _{RCS}	35		40		45		ns	
Reset Pulse Width	t _{RSP}	25		30		35		ns	6
RESET Recovery Time	t _{RSR}	10		10		10		ns	
Read HIGH to Reset HIGH	t _{RRS}	25		30		35		ns	
Write HIGH to Reset HIGH	t _{WRS}	25		30		35		ns	
RETRANSMIT Cycle Time	t _{RTC}	35		40		45		ns	
Retransmit Pulse Width	t _{RT}	25		30		35		ns	
RETRANSMIT Recovery Time	t _{RTR}	10		10		12		ns	
Retransmit Set-up Time	t _{RTS}	25		30		35		ns	
Reset to EF LOW	t _{EFL}		35		40		45	ns	
Reset to FF HIGH	t _{FFH}		35		40		45	ns	
Reset to HF HIGH	t _{HFH}		35		40		45	ns	
Read LOW to EF LOW	t _{REF}		25		30		35	ns	
Read HIGH to FF HIGH	t _{RFF}		25		30		35	ns	
Write LOW to FF LOW	t _{WFF}		25		30		35	ns	
Write HIGH to EF HIGH	t _{WEF}		25		30		35	ns	
Write LOW to HF LOW	t _{WHF}		35		40		45	ns	
Read HIGH to HF HIGH	t _{RHF}		35		40		45	ns	
Read Pulse after EF HIGH	t _{RPE}	25		30		35		ns	5
Write Pulse Width after FF HIGH	t _{WPF}	25		30		35		ns	
Read/Write to X0 LOW	t _{XOL}		25		30		35	ns	
Read/Write to X0 HIGH	t _{XOH}		25		30		35	ns	
X1 Pulse Width	t _{XIP}	25		30		35		ns	
X1 Set-up Time	t _{XIS}	15		15		15		ns	
X1 Recovery Time	t _{XIR}	10		10		10		ns	

NOTES

1. All voltages referenced to V_{SS} (GND).
2. -3.0V for pulse width < 20ns.
3. I_{CC} is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Data flow-through data mode only.
6. Pulse widths less than minimum are not allowed.

AC TEST CONDITIONS

Input pulse level	0 to 3.0V
Input rise and fall times	5ns
Input timing reference level	1.5V
Output reference level	1.5V
Output load	See Figure 1






Fig. 1 OUTPUT LOAD EQUIVALENT

RESET




ASYNCHRONOUS READ AND WRITE




FIFO


EMPTY FLAG




FULL FLAG




HALF-FULL FLAG



 DON'T CARE
 UNDEFINED


FIFO

EXPANSION MODE ($\overline{X0}$)




Note 1: $\overline{X0}$ of the Device 1 is connected to $\overline{X1}$ of Device 2.

EXPANSION MODE ($\overline{X1}$)




FIFO


RETRANSMIT



WRITE FLOW-THROUGH



READ FLOW-THROUGH



 DON'T CARE
 UNDEFINED

FIFO

4K x 9 FIFO

MAILBOX REGISTER

FEATURES

- High speed: 25ns access, 35ns cycle time
- Asynchronous and simultaneous READ and WRITE
- Empty and Full Flags
- Automatic retransmit
- Transistor loads for maximum data integrity
- Low power
- Programmable Mailbox register

OPTIONS

- Timing
 - 25ns access time
 - 30ns access time
 - 35ns access time

MARKING

- Packages

Plastic DIP	None
Ceramic DIP	C
PLCC	EJ
Ceramic LCC	EC

GENERAL DESCRIPTION


The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 6-transistor memory cell with resistive loads. They are fabricated using silicon gate CMOS technology.

There are three major user options that are available separately or in combination: expandable, mailbox register, and variable flags. Expandable FIFOs are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFOs have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFOs allow the user to program the level of two additional full and empty flags.


All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

PIN ASSIGNMENT (Top View)

28L DIP



32L/LCC



FIFO

 FIFO

FIFO

4K x 9 FIFO

VARIABLE FLAGS

FEATURES

- High speed: 25ns access, 35ns cycle time
- Asynchronous and simultaneous READ and WRITE
- Empty and Full Flags
- Automatic retransmit
- Transistor loads for maximum data integrity
- Low power
- Programmable Empty/Full Flags (128 increments)

OPTIONS

- Timing
 - 25ns access time
 - 30ns access time
 - 35ns access time

MARKING

- Packages

Plastic DIP	None
Ceramic DIP	C
PLCC	EJ
Ceramic LCC	EC

GENERAL DESCRIPTION


The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 6-transistor memory cell with resistive loads. They are fabricated using silicon gate CMOS technology.

There are three major user options that are available separately or in combination: expandable, mailbox register, and variable flags. Expandable FIFOs are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFOs have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFOs allow the user to program the level of two additional full and empty flags.


All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

PIN ASSIGNMENT (Top View)

28L DIP



32L/LCC



FIFO

DYNAMIC RAMs	1
DYNAMIC RAM MODULES	2
MULTIPORT DYNAMIC RAMs	3
STATIC RAMs	4
STATIC RAM MODULES	5
CACHE DATA RAMs	6
FIFO MEMORIES	7
APPLICATION INFORMATION	8
MILITARY INFORMATION	9
PACKAGE INFORMATION	10
SALES INFORMATION	11

APPLICATION INFORMATION

Introduction to Mailbox and Variable Flags FIFOs	8-3
256K Fast SRAM Typical Operating Curves	8-7

Technical Note

Introduction to Mailbox and Variable Flag FIFOs

INTRODUCTION

Micron has introduced two new features to offer the system designer a FIFO solution that will give the highest system performance. Variable flags and mailbox registers will be incorporated on a variety of Micron FIFOs both separately and together, with expandability. An on-chip mailbox register will facilitate high speed, single word data exchange between devices buffered by the FIFO. The variable flag option provides programmable variable empty and full flags. The variable flag option provides improved monitoring of the FIFO capacity to enhance the elasticity of the FIFO buffer. These functions will increase system efficiency through improved data management.

MAILBOX REGISTER

The mailbox register function provides a data path from input to output of the FIFO that is completely separate from the dual-port memory array. It allows one data word to be written "around" the FIFO memory array to a dedicated register that can be selected for output at any time. The mailbox register allows data to bypass the FIFO memory and is available to the receiving device without resetting the FIFO. Information (i.e. bus control handshaking) can be sent asynchronously and independent of the data loaded into the FIFO memory buffer.




Figure 1. Mailbox FIFO Functional Block Diagram




Figure 2. Mailbox Register Timing

Figure 1 illustrates the basic data path in and out of the mailbox equipped FIFO. Detail of the general control lines (\overline{W} , \overline{R} , etc.) is deleted for simplicity. The mailbox register is loaded via the same D1-D9 input pins as the FIFO memory array and controlled by the same \overline{R} and \overline{W} pins. The WRITE cycle timing is the same as that of a write to the FIFO memory with the addition of the mailbox select (\overline{MBS}) pin.

Figure 2 illustrates the write and read timing for the mailbox register. The read timing is the same. The select pin is taken LOW t_{MSS} before the falling edge of the write strobe (\overline{W}) to initiate a MAILBOX WRITE cycle. The combination of a LOW \overline{MBS} pin and an active \overline{WR} or \overline{RD} pin will inhibit a WRITE or READ to the FIFO memory array during a mailbox write or read, respectively.

APPLICATION INFORMATION




Figure 3. Overlapped Mailbox/FIFO Timing

Data is latched into the mailbox register on the rising edge of \overline{W} and the \overline{MBS} pin is held LOW for t_{MSS} . Dedicated control logic for the mailbox register is selected by the \overline{MBS} control signal. This logic plus the standard read and write signals control mailbox READS and WRITES.

To inform the receiving device of valid mailbox data, a mailbox full (MBF) flag is provided. The MBF pin will be asserted (LOW) t_{MWF} after the rising edge of \overline{W} and will stay LOW until the mailbox register is read. By asserting \overline{MBF} on the rising edge of \overline{W} , overlapping of WRITE and READ cycles to the mailbox is automatically inhibited. Further WRITES to the mailbox are inhibited when the mailbox is full.


To initiate a READ cycle, the \overline{MBS} must again be taken LOW t_{MSS} before a read strobe (\overline{R}) falling edge. When \overline{MBS} is LOW during a READ cycle, the mailbox data will be valid at the output pins (Q1-Q9) t_A after the falling edge of \overline{R} . The MBF signal will go invalid (HIGH) t_{MRF} after the rising edge of \overline{R} . As with writes, this will prohibit over-

lapping of READS and WRITES since WRITES are inhibited while \overline{MBF} is LOW. A mailbox access can occur coincident with a FIFO access. If the FIFO access is initiated first, no special timing considerations apply. However, if the mailbox access is initiated first, the \overline{MBS} pin must be invalid t_{MWR} before the rising edge of the FIFO access control signal (\overline{R} or \overline{W}), see Figure 3.

VARIABLE FLAGS


The second of the new options provides, in addition to industry standard empty and full flags, two "variable" empty and full flags. The variable flags provide another level of data monitoring capability in addition to the standard full, half-full and empty flags. Their programmability allows the system designer to tailor full and empty conditions to the system performance requirements. This will result in a data rate buffer optimized to the system design. These flags are programmed with an offset from empty and full.

VARIABLE EMPTY CONDITION



\overline{VE} if $(WP - RP) \leq (\text{OFFSET})$

VARIABLE FULL CONDITION



\overline{VF} if $(WP - RP) \geq (\text{FULL-OFFSET})$

Figure 4. Variable Flag Regions

APPLICATION INFORMATION




Figure 5. Variable Flag Timing

The offset is programmed into the FIFO via the D1-D8 pins during a RESET cycle. On the rising edge of \overline{RS} , the levels of the D1-D8 pins are latched into the offset register, see Figure 4. The D1-D7 pins define the offset value (0-127) and the D8 pin selects the programming mode. The mode pin (D8) will select the default offset value of 4 when LOW or the binary offset value of D1-D7 when HIGH. The mode pin allows the offset to be set by one data pin if the variable offset is not needed. Because one data byte is loaded on the L→H transition of \overline{RS} , the variable empty (\overline{VE}) and variable full (\overline{VF}) flags are set to the same offset. Figure 5 illustrates the programmable conditions for the flags.

Valid data is indicated by the (shaded) area. Both flags are simultaneously set to trigger anywhere in a region 127 or less locations from empty for the \overline{VE} flag and 127 or less locations from full for the \overline{VF} flag. This region is determined by the relative difference between the write pointer (WP) and the read pointer (RP). The \overline{VE} flag is

asserted LOW when the relative address difference of the WP and RP is equal or less than the programmed offset value. Likewise, the \overline{VF} flag is asserted (LOW) when the relative difference of the WP and RP is equal or greater than the full condition less the offset.

SUMMARY

As system speeds continue to increase, the role of the hardware FIFO buffer is likely to increase. The mailbox register and variable flag options will provide more flexibility through better data management and an increase in overall system speeds. The Micron FIFO family includes these functions as well as the industry standard options on a variety of device types and densities.


Technical Note

256K FAST SRAM Typical Operating Curves


INTRODUCTION

These curves represent the typical operating characteristics of a 25ns SRAM. They may be used to calculate the typical operating parameters of a memory system. For worst-case design limits, the system designer should refer to the individual data sheets in the SRAM section of this data book.


ISB1 vs. TEMPERATURE




ISB2 vs. TEMPERATURE




Icc1 vs. TEMPERATURE



Icc1 vs. TEMPERATURE



tAA vs. TEMPERATURE



APPLICATION INFORMATION

DYNAMIC RAMs	1
DYNAMIC RAM MODULES	2
MULTIPORT DYNAMIC RAMs	3
STATIC RAMs	4
STATIC RAM MODULES	5
CACHE DATA RAMs	6
FIFO MEMORIES	7
APPLICATION INFORMATION	8
MILITARY INFORMATION	9
PACKAGE INFORMATION	10
SALES INFORMATION	11

MICRON TECHNOLOGY, DEFENSE ELECTRONICS DIVISION

Micron Technology, Inc. is a Pacific Northwest company with manufacturing facilities located in Boise, Idaho, U.S.A. We are now the only U.S.-based memory manufacturer of Fast static RAMs and dynamic RAMs maintaining both the CMOS and NMOS Joint Army Navy (JAN) certification. Micron has maintained the Mil-Std-38510 certification status on our NMOS product line since 1986. We achieved CMOS JAN certification in March of 1989 becoming the only supplier of military SRAMs, video RAMs and DRAMs as an on-shore JAN-certified facility.

Current assembly package capabilities include ceramic DIP, LCC and flat pack. One hundred percent of our military assembly is performed in Boise, Idaho. Military products are tested on MegaTest Q2/52 and Teradyne J937 test stations as well as in intelligent burn-in ovens which were designed and manufactured by Micron exclusively for memory burn-in — model name AMBYX™.

As a supplier to the defense electronics industry, Micron offers a broad line of military memory products including: 256K SRAMs in 32Kx8, 64Kx4 and 256Kx1 configurations compatible with military industry standard pin-outs and offered in 25 nanoseconds (ns) through 45ns access speeds; 64K SRAMs in 8Kx8, 16Kx4 and 64Kx1 configurations compatible with military standard pin-outs with speeds available in 20ns through 35ns; and 16K SRAMs available in 2Kx8 offered in 20ns through 35ns access speeds. All SRAMs are processed as CMOS products and are packaged in 300 mil dual-in-line packages (DIP) and leadless chip carriers (LCC). Micron's line of DRAMs, SRAMs and VRAMs are available meeting Defense Electronic Supply Center (DESC) Standard Military Drawings and Mil-Std-883 Class B Rev. C. We also have next generation devices under development including the 4-Meg DRAM, 1-Meg VRAM and 1-Meg SRAM.

MILITARY PRODUCTS - FUTURE REQUIREMENTS

In the area of radiation tolerance, Micron believes most contracts will require a defined level of radiation immunity. In response, we are currently characterizing SRAM and DRAM CMOS products through total dose, dose rate, single event upset and latch up.

We believe the defense industry is heading toward higher-density memory, faster speeds and more sophisticated "memory solutions." This may include more system functionality on chip or non-standard packaging concepts specially designed for cooling or higher density than currently available from individual components.

Micron further believes that the defense memory industry will move towards tighter processing geometries, new package concepts and more advanced hardware development through an interface of the component designer and the systems design engineer. Our processes, technology and marketing resources are poised to support such requirements.

MICRON MIL-STD 883C COMPLIANT PRODUCT ASSURANCE FLOW

Description of Requirements and Screens	Methods and Test Conditions	Comment
General MIL-M-38510		
1. MIL-STD 883, Class B, Rev. C	Establish and implement a product assurance program plan	
2. Certification	Manufacturer's QA survey	Self audit
3. Traceability	Traceable to wafer production lot	Computer lot history records
4. Country of Origin (Not required for 883C)	N/A	Devices manufactured, assembled and tested in Boise, Idaho USA
MIL-STD 883 Fabrication		
5. Incoming Materials	Receiving inspection. Vendor Audits	
6. Wafer Fabrication	Method 2018, SEM Monitors	Sample
7. Assembly	Process Monitors	Sample
	Statistical Process Controls	Sample
MIL-STD 883, Class B, Rev. C, Method 5004 Screening		
8. Internal Visual	Method 2010, cond. B	100%
9. Temperature Cycle	Method 1010, cond. C	100%
10. Constant Acceleration	Method 2001, cond. E	100%
11. Hermeticity		
A. Fine Leak	Method 1014, cond. A	100%
B. Gross Leak	Method 1014, cond. C	100%
12. Initial Electricals	Manufacturer's documented data sheet	100%
13. Burn-in	Method 1015	100%
14. Final Electrical Post Burn-in Test	Method 5004, Class B, paragraph 3.1.15, 5% PDA	100%
15. Marking	Method 2015	100%
16. External Visual	Method 2009	100%
17. Quality Conformance Inspection	Method 5005 in-line Class B	Groups A, B, C, D
18. Pack/Ship	Includes C of C, with QCI data (attributes only)	100%
Quality Conformance Inspection per Method 5005 (attributes data only)		
19. Group A	Manufacturer's documented data sheet	Each inspection lot/sublot
20. Group B	Package functional and construction tests	Each inspection lot/sublot
21. Group C	Die related	Each microcircuit group, every 52 weeks
22. Group D	Package related test	Each package type, every 52 weeks

DRAMs

Description	Speed	Micron Part Number	SMD Part Number	JAN Part Number
64K X 1 CDIP	120ns	MT4264C-12 883C		
	150ns	MT4264C-15 883C	8201004EC 8201006EC	
	200ns	MT4264C-20 883C	8201005EC 8201007EC	
64K X 1 CLCC	120ns	MT4264EC-12 883C		
	150ns	MT4264EC-15 883C	8201004-06ZA	
	200ns	MT4264EC-20 883C	8201006-07ZA	
64K X 1 Flat Pack	120ns	MT4264F-12 883C		
	150ns	MT4264F-15 883C		
	200ns	MT4264F-20 883C		
256K X 1 CDIP	120ns	MT1259C-12 883C	8515203EC	M38510/24601-03BEC
	150ns	MT1259C-15 883C	8515201EC	M38510/24602-04BEC
	200ns	MT1259C-20 883C	8515202EC	
256K X 1 CLCC	120ns	MT1259EC-12 883C	8515203XA	M38510/24601-03BX
	150ns	MT1259EC-15 883C	8515201XA	M38510/24602-04BX
	200ns	MT1259EC-20 883C	8515202XA	
64K X 4 CDIP	100ns	MT4067C-10 883C	8767604VC	
	120ns	MT4067C-12 883C	8767601VC	
	150ns	MT4067C-15 883C	8767602VC	
	200ns	MT4067C-20 883C	8767603VC	
64K X 4 CLCC	100ns	MT4067EC-10 883C	8767604XA	
	120ns	MT4067EC-12 883C	8767601XA	
	150ns	MT4067EC-15 883C	8767602XA	
	200ns	MT4067EC-20 883C	8767603XA	
1MB X 1 CDIP	100ns	MT4C1024C-10 883C	AVAILABLE FY'89	AVAILABLE FY'89
	120ns	MT4C1024C-12 883C		
	150ns	MT4C1024C-15 883C		
1MB X 1 CLCC	100ns	MT4C1024EC-10 883C	AVAILABLE FY'89	AVAILABLE FY'89
	120ns	MT4C1024EC-12 883C		
	150ns	MT4C1024EC-15 883C		
1MB X 1 Flat Pack	100ns	MT4C1024F-10 883C	AVAILABLE FY'89	AVAILABLE FY'89
	120ns	MT4C1024F-12 883C		
	150ns	MT4C1024F-15 883C		

SRAMs

Description	Speed	Micron Part Number	SMD Part Number	JAN Part Number
256K X 1 CDIP	25ns	MT5C2561C-25(L) 883C	8872505LC	M38510/293
	35ns	MT5C2561C-30(L) 883C	8872501LC	Call Factory
	45ns	MT5C2561C-45 883C	8872502LC	AVAILABLE FY'89
256K X 1 CLCC	25ns	MT5C2561EC-25(L) 883C	8872505XA	
	35ns	MT5C2561EC-30(L) 883C	8872501XA	
	45ns	MT5C2561EC-45 883C	8872502XA	
256K X 1 Flat Pack	25ns	MT5C2561F-25(L) 883C	TBD	M38510/293
	35ns	MT5C2561F-30(L) 883C		
	45ns	MT5C2561F-45(L) 883C	AVAILABLE FY'89,	call factory
64K X 4 CDIP	25ns	MT5C2564C-25(L) 883C		
	35ns	MT5C2564C-30(L) 883C	8868101LC	
	45ns	MT5C2564C-45 883C	8868101LC	
64K X 4 CLCC	25ns	MT5C2564EC-25(L) 883C		
	35ns	MT5C2564EC-30(L) 883C	8868101XA	
	45ns	MT5C2564EC-45 883C	8868101XA	
64K X 4 Flat Pack	25ns	MT5C2564F-25(L) 883C	TBD	
	35ns	MT5C2564F-30(L) 883C		
	45ns	MT5C2564F-45(L) 883C	AVAILABLE FY'89	
32K X 8 CDIP 300 MIL	25ns	MT5C2568C-25(L) 883C		
	35ns	MT5C2568C-30(L) 883C		
	45ns	MT5C2568C-45 883C	8866204XC	
32K X 8 CDIP 600 MIL	25ns	MT5C2568CW-25(L) 883C		
	35ns	MT5C2568CW-30(L) 883C		
	45ns	MT5C2568CW-45(L) 883C	8866204XC	
32K X 8 CLCC 28 PIN	25ns	MT5C2568EC-25(L) 883C		
	35ns	MT5C2568EC-30(L) 883C		
	45ns	MT5C2568EC-45(L) 883C		
32K X 8 CLCC 32 PIN	25ns	MT5C2568ECW-25(L) 883C		
	35ns	MT5C2568ECW-30(L) 883C		
	45ns	MT5C2568ECW-45(L) 883C	8866204YA	
32K X 8 Flat Pack	25ns	MT5C2568F-25(L) 883C	TBD	
	35ns	MT5C2568F-30(L) 883C		
	45ns	MT5C2568F-45(L) 883C		
64K X 1 CDIP	20ns	MT5C6401C-20(L) 883C	Note 1	
	25ns	MT5C6401C-25(L) 883C		
	30ns	MT5C6401C-30(L) 883C		
	35ns	MT5C6401C-35(L) 883C		

(L): Optional low volt data retention available on all parts with (L) identifier.

Note 1: The current SMD are written for the slower grade devices, Micron has submitted new drawings to DESC for faster devices.

SRAMs cont.

Description	Speed	Micron Part Number	SMD Part Number	JAN Part Number
64K X 1 CLCC	20ns	MT5C6401EC-20(L) 883C	Note 1	
	25ns	MT5C6401EC-25(L) 883C		
	30ns	MT5C6401EC-30(L) 883C		
	35ns	MT5C6401EC-35(L) 883C		
16K X 4 CDIP	20ns	MT5C6404C-20(L) 883C	Note 1	
	25ns	MT5C6404C-25(L) 883C		
	30ns	MT5C6404C-30(L) 883C		
	35ns	MT5C6404C-35(L) 883C		
16K X 4 CLCC	20ns	MT5C6404EC-20(L) 883C	Note 1	
	25ns	MT5C6404EC-25(L) 883C		
	30ns	MT5C6404EC-30(L) 883C		
	35ns	MT5C6404EC-35(L) 883C		
8K X 8 CDIP 300 MIL	20ns	MT5C6408C-20(L) 883C	Note 1	
	25ns	MT5C6408C-25(L) 883C		
	30ns	MT5C6408C-30(L) 883C		
	35ns	MT5C6408C-35(L) 883C		
8K X 8 CDIP 600 MIL	20ns	MT5C6408CW-20(L) 883C	Note 1	
	25ns	MT5C6408CW-25(L) 883C		
	30ns	MT5C6408CW-30(L) 883C		
	35ns	MT5C6408CW-35(L) 883C		
8K X 8 CLCC 28 PIN	20ns	MT5C6408EC-20(L) 883C	Note 1	
	25ns	MT5C6408EC-25(L) 883C		
	30ns	MT5C6408EC-30(L) 883C		
	35ns	MT5C6408EC-35(L) 883C		
8K X 8 CLCC 32 PIN	25ns	MT5C6408EC-25(L) 883C		
	35ns	MT5C6408EC-35(L) 883C		
2K X 8 CDIP	20ns	MT5C1608C-20(L) 883C	Note 1	
	25ns	MT5C1608C-25(L) 883C		
	30ns	MT5C1608C-30(L) 883C		
	35ns	MT5C1608C-35(L) 883C		
2K X 8 CLCC	20ns	MT5C1608EC-20(L) 883C	Note 1	
	25ns	MT5C1608EC-25(L) 883C		
	30ns	MT5C1608EC-30(L) 883C		
	35ns	MT5C1608EC-35(L) 883C		

(L): Optional low volt data retention available on all parts with (L) identifier

Note 1: The current SMD are written for the slower grade devices, Micron has submitted new drawings to DESC for faster devices.

VRAMs


Description	Speed	Micron Part Number	SMD Part Number	JAN Part Number
64K X 4 CDIP	100ns	MT42C4064C-10 883C	TBD	
	120ns	MT42C4064C-12 883C		
	150ns	MT42C4064C-15 883C		
64K X 4 CDIP	120ns	MT42C4064EC-10 883C	TBD	
	150ns	MT42C4064EC-12 883C		
	200ns	MT42C4064EC-15 883C		

DYNAMIC RAMs	1
DYNAMIC RAM MODULES	2
MULTIPORT DYNAMIC RAMs	3
STATIC RAMs	4
STATIC RAM MODULES	5
CACHE DATA RAMs	6
FIFO MEMORIES	7
APPLICATION INFORMATION	8
MILITARY INFORMATION	9
PACKAGE INFORMATION	10
SALES INFORMATION	11

PACKAGE TYPE	PIN COUNT	PAGE
PLASTIC DIP	16	10-3
	18	10-4
	20	10-5
	22	10-6
	24	10-7
	28	10-8
CERAMIC DIP	16	10-9
	18	10-10
	20	10-11
	22	10-12
	24	10-13
	28	10-14
PLASTIC ZIP	16	10-16
	20	10-16
	24	10-17
	28	10-17
PLCC.....	18	10-18
	52	10-18
PLASTIC SOJ.....	20	10-19
	24	10-19
	28	10-20
CERAMIC LCC	18	10-21
	20	10-22
	22	10-23
	28	10-24
	32	10-25
FLAT PACK	16	10-26
	20	10-26
	28	10-27
MODULE SIP	22	10-28
	24	10-28
	30	10-29
MODULE SIMM	30	10-30
	72	10-34
MODULE DIP	32	10-36
	40	10-36

16-PIN PLASTIC DIP


PA



All dimensions in inches (millimeters) $\frac{\text{Max}}{\text{Min}}$ or typical where noted.


18-PIN PLASTIC DIP

PB




18-PIN PLASTIC DIP

PC




20-PIN PLASTIC DIP

PD






20-PIN PLASTIC DIP

PE




22-PIN PLASTIC DIP

PF




24-PIN PLASTIC DIP

PG






24-PIN PLASTIC DIP

PH




16-PIN CERAMIC DIP
CA




18-PIN CERAMIC DIP

CB




18-PIN CERAMIC DIP

CC




20-PIN CERAMIC DIP

CD




20-PIN CERAMIC DIP

CE





PACKAGE INFORMATION

22-PIN CERAMIC DIP
CF





24-PIN CERAMIC DIP

CG



24-PIN CERAMIC DIP



CH



PACKAGE INFORMATION



28-PIN CERAMIC DIP

CI




28-PIN CERAMIC DIP

CJ






28-PIN CERAMIC DIP

CK






16-PIN PLASTIC ZIP

ZA






20-PIN PLASTIC ZIP

ZB






24-PIN PLASTIC ZIP

ZC



28-PIN PLASTIC ZIP



ZD



PACKAGE INFORMATION



18-PIN PLCC

EJA



52-PIN PLCC




EJB



PACKAGE INFORMATION




20-PIN PLASTIC SOJ

DJA






24-PIN PLASTIC SOJ

DJB






28-PIN PLASTIC SOJ

DJC




28-PIN PLASTIC SOJ

DJD




18-PIN CERAMIC LCC

ECA




18-PIN CERAMIC LCC

ECB




PACKAGE INFORMATION




20-PIN CERAMIC LCC
ECC




20-PIN CERAMIC LCC
ECD




22-PIN CERAMIC LCC
ECE




28-PIN CERAMIC LCC
ECF



28-PIN CERAMIC LCC
ECG




32-PIN CERAMIC LCC
ECH




16-PIN FLAT PACK

FA




20-PIN FLAT PACK


FB




28-PIN FLAT PACK
FC





22-PIN MODULE SIP (LOW PROFILE)
MA





24-PIN MODULE SIP (LOW PROFILE)
MB




30-PIN MODULE SIP
MC




30-PIN MODULE SIP
MD




30-PIN MODULE SIP (LOW PROFILE)
ME




30-PIN MODULE SIP
MG



30-PIN MODULE SIP (LOW PROFILE)
MH




30-PIN MODULE SIP (LOW PROFILE)
MI




30-PIN MODULE SIMM

MJ




30-PIN MODULE SIMM


MK




30-PIN MODULE SIMM
ML




30-PIN MODULE SIMM
MM



72-PIN MODULE SIMM
MN




72-PIN MODULE SIMM
MO



Note: All dimensions listed as typical.


72-PIN MODULE ZIP

MP



72-PIN MODULE ZIP


MQ



Note: All dimensions listed as typical.


32-PIN MODULE DIP

MR




40-PIN MODULE DIP

MS



40-PIN MODULE DIP MT



DYNAMIC RAMs	1
DYNAMIC RAM MODULES	2
MULTIPORT DYNAMIC RAMs	3
STATIC RAMs	4
STATIC RAM MODULES	5
CACHE DATA RAMs	6
FIFO MEMORIES	7
APPLICATION INFORMATION	8
MILITARY INFORMATION	9
PACKAGE INFORMATION	10
SALES INFORMATION.....	11

Micron Component Group Product Numbering System

Format = AA BB CC DDDD EEE-FF GG GG*

ACCESS TIME

-10	= 10ns or 100ns
-12	= 12ns or 120ns
-15	= 15ns or 150ns
-20	= 20ns or 200ns
-25	= 25ns or 250ns
-35	= 35ns or 350ns
-45	= 45ns
-55	= 55ns
-60	= 60ns
-70	= 70ns
-80	= 80ns
-85	= 85ns


PRODUCT FAMILY

DRAM (< 1MEG)	= BLANK
DRAM (≥1MEG)	= 4
DPDRAM	= 42
SRAM	= 5
FIFO	=52
CACHE SRAM	=56
MODULE	
DRAM	=8
SRAM	=85

DEVICE NUMBER

(NUMBER CAN BE MODIFIED TO INDICATE VARIATIONS)

DRAM	= BITS, WORDS
DPDRAM	= BITS, WORDS
TPDRAM	= BITS, WORDS
SRAM	= DENSITY, BITS
FIFO	= BITS, WORDS



PRODUCT LINE IDENTIFIER

MT = Micron Technology
Component Product

PROCESS TECHNOLOGY

NMOS = BLANK
CMOS = C

PACKAGE CODE

PLASTIC
DIP = BLANK
DIP (Wide Body) = W
ZIP = Z
LCC = EJ
SOJ = DJ
SOIC = G

CERAMIC
DIP = C
DIP (Wide Body) = CW
LCC = EC
LCC (Wide Body) = ECW
SOIC = CG
PGA = CA
FLAT PACK = F

MODULE
PC BOARD DIP = BLANK
CERAMIC DIP = C
SIMM = M
SIMM (Gold plated) = GM
SIP = MN,N
SIP (Double Sided) = DMN,DN
SIP, ZIG-ZAG = ZN

PROCESSING* LEVEL/TEMP/SPECIAL

Commercial Process
0 C TO +70 C = BLANK
-55 C TO +125 C = XT
-40 C TO +125 C = AT
-40 C TO +85 C = IT
MIL STD 883C
-55 C to +125 C
or +110 C (DRAMs) = 883C
0 C TO +70 C = M070
2V Data Retention = L
Tape and Reel = TR
Bar Code = BC

* Multiple processing codes are separated by a space.

ORDER INFORMATION

Micron products are manufactured and quality controlled in our state-of-the-art Boise, Idaho USA facility. All products are functionally equivalent to other manufacturers' products meeting industry standards.


Device functionality is consistently assured over a wider power supply, temperature range and operational range than specified. Each unit receives accelerated burn-in and several hours of system level testing prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you. Our QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring quality and reliability.

ORDER EXAMPLES:


DRAM

1MEG X 1, 100ns in Plastic SOJ




DRAM MODULE

1 MEG X 8, 120ns Fast Page Mode Access, Leaded SIP




MULTIPOINT DRAM (VRAM)

256K X 4, 100ns in ZIP




CACHE DATA SRAM

Dual 4K X 16, Single 8K X 16, 25ns in Plastic LCC




SRAM

32K X 8, 45ns in Plastic SOJ



SRAM MODULE

64K X 16, 25ns in DIP Module with 2 volt data retention



ALABAMA**Representative**

Southeast Technical Group
101 Washington, Suite 6
Huntsville, AL 35801
Phone - 205-534-2376
Fax - 205-534-2384

Distributors

Hall-Mark Electronics Corporation
4900 Bradford Drive
Huntsville, AL 35807
Phone - 205-837-8700
TWX - 810-726-2187

Pioneer Technology
4825 University Square
Huntsville, AL 35816
Phone - 205-837-9300
TWX - 810-726-2197
FAX - 205-837-9358

ARIZONA**Representative**

Quatra Associates
4645 South Lakeshore Drive
Suite #1
Tempe, AZ 85282
Phone 602-820-7050
FAX 602-820-7054

Distributors

Anthem Electronics Incorporated
1727 East Weber Drive
Tempe, AZ 85281
Phone - 602-966-6600
TWX - 910-950-0110
FAX - 602-966-4826

Hall-Mark Electronics Corporation
4637 S. 36th Place
Phoenix, AZ 85040
Phone - 602-437-1200
FAX - 602-437-2348

Wyle Laboratories
4141 E. Raymond
Suite #1
Phoenix, AZ 85040
Phone - 602-437-2088
TWX - 371-2871
FAX - 602-437-2124

ARKANSAS**Representative**

Nova Marketing Incorporated
7955 East 50th Street
Suite 1339
Tulsa, OK 74145
Phone - 918-660-5105

Distributors

Hall-Mark Electronics Corporation
11420 Pagemill Road
Dallas, TX 75243
Phone - 214-553-4300
TWX - 910-860-5577
FAX - 214-343-5988

Pioneer Electronics
13710 Omega Road
Dallas, TX 75234
Phone - 214-386-7300
TWX - 910-860-5563
FAX - 214-490-6419

Wyle Laboratories
1810 N. Greenville Avenue
Richardson, TX 75083
Phone - 214- 235-9953
FAX - 214-644-5064

CALIFORNIA**Representatives (Northern California)**

Bay Area Electronics
1590 Oakland Road
Suite B 203
San Jose, CA 95131
Phone - 408-452-8133
FAX - 408-452-8139

Representatives (San Diego Region)

C-K Associates
8333 Clairemont Mesa Boulevard
Suite 102
San Diego, CA 92111
Phone - 619-279-0420
TWX - 910-335-2009
FAX - 619-279-7650

Representatives (Southern California)

Jones & McGeoy Sales Incorporated
801 Parkcenter Drive
Suite 250
Santa Ana, CA 92705
Phone - 714-547-6466
TWX - 510-601-4878
Telex - 989057
FAX - 714-547-7670

Representatives (Southern California)

Jones & McGeoy Sales Incorporated
15350 Sherman Way
Van Nuys, CA 91406
Phone - 818-994-6500
FAX - 818-994-8929

Distributors

Anthem Electronics Incorporated
1040 E. Brokaw Road
San Jose, CA 95131
Phone - 408-295-4200
FAX - 408-282-1542

Anthem Electronics Incorporated
9131 Oakdale Avenue
Chatsworth, CA 91311
Phone - 818-700-1000
FAX - 818-709-7639

Anthem Electronics Incorporated
1 Old Field Drive
East Irvine, CA 92718
Phone - 714-768-4444
TWX - 910-595-1583
FAX - 714-480-4747

Anthem Electronics Incorporated
580 Menlo Drive
Suite 8
Rocklin, CA 95677
Phone - 916-624-9744
Fax - 916-624-9750

Anthem Electronics Incorporated
9369 Carroll Park Drive
San Diego, CA 92121
Phone - 619-453-9005
FAX - 619-546-7893

Hall-Mark Electronics Corporation
9420 Topanga Canyon Blvd.
Chatsworth, CA 91331
Phone - 213-217-8400

Hall-Mark Electronics Corporation
580 Menlo Drive
Suite 2
Rocklin, CA 95677
Phone - 916-624-9781

Hall-Mark Electronics Corporation
3878 Ruffin Road
Unit 10A
San Diego, CA 92123
Phone - 619-268-1201

Hall-Mark Electronics Corporation
8130 Remmet Avenue
Canoga Park, CA 91304
Phone - 818-716-7300

Hall-Mark Electronics Corporation
2105 Lundy Avenue
San Jose, CA 95131
Phone - 408-432-0900
TWX - 910-339-9505
FAX - 408-433-0745

Hall-Mark Electronics Corporation
One Mauchly
Irvine, CA 92718
Phone - 714-727-6000
FAX - 714-727-6006

Hall-Mark Electronic Corporation
6341 Auburn Blvd.
Suite D
Citrus Heights, CA 95610
Phone - 916-722-8600

Hall-Mark Electronic Corporation
19220 South Normandie Ave.
Torrance, CA 90502
Phone - 213-217-8400

Hall-Mark Electronics Corporation
14831 Franklin Ave.
Tustin, CA 92680
Phone - 714-669-4100
FAX - 714-730-0543

Wyle Laboratories
124 Maryland Street
El Segundo, CA 90245
Phone - 213-322-8100

Wyle Laboratories
3000 Bowers Avenue
Santa Clara, CA 95051
Phone - 408-727-2500
TWX - 910-338-0296
FAX - 408-727-5896

Wyle Laboratories
17872 Cowan Avenue
Irvine, CA 92714
Phone - 714-863-9953
Telex - 714-371-9599
FAX - 714-863-0473

Wyle Laboratories
11151 Sun Center Dr.
Rancho Cordova, CA 95670
Phone - 916-638-5282
TWX - 713719279
Telex - 3103719279
FAX - 916-638-1491

Wyle Laboratories
9525 Chesapeake Drive
San Diego, CA 92123
Phone - 619-565-9171
Telex - 3719592

Wyle Laboratories
26677 W. Agoura Road
Calabasas, CA 91302
Phone - 818-880-9000
Telex - 3103720232

CANADA

Representatives

Clark-Hurman Associates
37 George Street North
Suite 404
Brampton, Ontario L6X 1R5
Canada
Phone - 416-453-1118
Telex - 06988501
FAX - 416-453-5609

Clark-Hurman Associates
66 Colonnade Road
Suite 205
Nepean, Ontario K2E 7K7
Canada
Phone - 613-727-5626
FAX - 613-727-1707

Distributor

Semad Electronic
85 Spy Court
Markham, Ontario
Canada L3R 4Z4
Phone - 416-475-8500
FAX - 416-475-4158

COLORADO

Representative

Wescom Marketing
4851 Independence Street
Suite 159
Wheatridge, CO 80033
Phone - 303-422-8957
FAX - 303-422-9892

Distributors

Anthem Electronics Incorporated
373 Inverness Drive South
Englewood, CO 80112
Phone - 303-790-4500
FAX - 303-790-4532

Hall-Mark Electronics Corporation
6950 South Tucson Way
Englewood, CO 80112
Phone - 303-790-1662
TWX - 910-931-0472

Wyle Laboratories
451 E 124th Street
Thornton, CO 80241
Phone - 303-457-9953
Telex - 372-0529
FAX - 303-457-4831

CONNECTICUT**Representative**

Advanced Tech Sales Incorporated
Westview Office Park
Building 2 Suite 1C
850 N. Main St. Ext.
Wallingford, CT 06492
Phone - 203-284-0838
FAX - 203-284-8232

Distributors

Anthem Electronics
170 Research Parkway
Meriden, CT 06450
Phone - 203-237-2282

Hall-Mark Electronics Corporation
33 Village Lane
Wallingford, CT 06492
Phone - 203-271-2844
FAX - 203-271-1704

Pioneer Electronics
112 Main Street
Norwalk, CT 06851
Phone - 203-853-1515
TWX - 710-468-3373
FAX - 203-838-9901

DELAWARE**Representative**

Omega Electronic Sales Incorporated
1 Fairway Plaza
Suite 108
Huntingdon Valley, PA 19006
Phone - 215-947-4135
TWX - 510-665-5485
FAX - 215-938-1984

Distributor

Pioneer Technologies Incorporated
261 Gibraltar Road
Horsham, PA 19044
Phone - 215-674-4000
TWX - 510-665-6778
FAX - 215-674-3107

DISTRICT OF COLUMBIA**Representative**

Electronic Engineering & Sales, Inc.
235 Prince George Street
Annapolis, MD 21401
Phone - 301-269-4234
FAX - 301-269-6476

Distributor

Pioneer Technologies Corporation
9100 Gaither Road
Gaithersburg, MD 20877
Phone - 301-921-0660
TWX - 710-828-0545
FAX - 301-921-4255

FLORIDA**Representatives**

Contact Micron Component Sales
Phone - 1-800-642-7661

Distributors

Anthem Electronics Incorporated
255 S. Enterprise Road
Suite #11-2
Clearwater, FL 34623
Phone - 813-797-2900
FAX - 813-796-4880

Hall-Mark Electronics Corporation
301 Roosevelt Boulevard
Suite 303
Clearwater, FL 33520
Phone - 813-530-4543
TWX - 810-863-0410
FAX - 813-535-3865

Hall-Mark Electronics Corporation
3161 Southwest 15th Street
Pompano Beach, FL 33069
Phone - 305-971-9280
TWX - 510-956-9720

Hall-Mark Electronics Corporation
7648 Southland Boulevard
Suite 100
Orlando, FL 32809
Phone - 407-830-5855
TWX - 810-850-0105

Pioneer Electronics
337 South-North Lake #1000
Altamonte Springs, FL 32701
Phone - 407-834-9090
TWX - 810-853-0284
FAX - 407-834-0865

Pioneer Electronics
674 S. Military Trail
Deerfield Beach, FL 33442
Phone - 305-428-8877
TWX - 510-955-9653
FAX - 305-481-2950

GEORGIA**Representative**

Southeast Technical Group
2620 Deer Isle Cove
Lawrenceville, GA 30244
Phone - 404-978-2699
FAX - same

Distributors

Hall-Mark Electronics Corporation
6410 Atlantic Boulevard
Suite 115
Norcross, GA 30071
Phone - 404-447-8000
TWX - 810-766-4510

Pioneer Technology
3100F Northwoods Place
Norcross, GA 30071
Phone - 404-448-1711
TWX - 810-766-4515
FAX - 404-446-8270

HAWAII**Representative**

Bay Area Electronics
1590 Oakland Road
Suite B 203
San Jose, CA 95131
Phone - 408-452-8133
FAX - 408-452-8139

Distributors

Anthem Electronics Incorporated
1040 E. Brokaw Road
San Jose, CA 95131
Phone - 408-295-4200
FAX - 408-282-1542

Hall-Mark Electronics Corporation
2105 Lundy Avenue
San Jose, CA 95131
Phone - 408-432-0900
TWX - 910-339-9505
FAX - 408-433-0745

Wyle Laboratories
3000 Bowers Avenue
Santa Clara, CA 95051
Phone - 408-727-2500
TWX - 910-338-0296
FAX - 408-727-5896

IDAHO**Representative**

Wescom Marketing
3501 South Main
Salt Lake City, Utah 84115
Phone - 801-269-0419
FAX - 801-269-0665

Distributor

Contact Micron Component Sales
Phone - 1-800-642-7661

ILLINOIS**Representatives**

Oasis Sales Corporation
1101 Tonne Road
Elk Grove Village, IL 60007
Phone - 312-640-1850
TWX - 62578340
FAX - 312-640-9432

Distributors

Anthem Electronics Incorporated
180 Crossen Avenue
Elk Grove Village, IL 60007
Phone - 312-640-6066
FAX - 312-640-6302

Hall-Mark Electronics Corporation
210 Mittel Drive
Wooddale, IL 60191
Phone - 312-860-3800
FAX - 312-860-0239

Pioneer Electronics
2171 Executive Drive
Suite 200
Addison, IL 60101
Phone - 312-495-9680
FAX - 312-495-9831

INDIANA

Representative

Electronic Marketing Consultants Incorporated
4470 North College Avenue
Indianapolis, IN 46205
Phone - 317-921-3450
Telex - 62880527
FAX - 317-921-3459

Distributors

Hall-Mark Electronics Corporation
4275 W. 96th Street
Indianapolis, IN 46208
Phone - 317-872-8875

Pioneer Electronics
6408 Castleplace Drive
Indianapolis, IN 46250
Phone - 317-849-7300
TWX - 810-260-1794
FAX - 317-842-5998

IOWA

Representative

Contact Micron Component Sales
Phone - 1-800-642-7661

Distributors

Anthem Electronics Incorporated
10025 Valley View Road
Suite 160
Eden Prairie, MN 55344
Phone - 612-944-5454
FAX - 612-944-3405

Hall-Mark Electronics Corporation
3783 Rider Trail South
Earth City, MO 63045
Phone - 314-291-5350
TWX - 910-762-0672

Hall-Mark Electronics Corporation
210 Mittel Drive
Wooddale, IL 60191
Phone - 312-860-3800
FAX - 312-860-0239

Pioneer Electronics
7625 Golden Triangle Drive
Eden Prairie, MN 55344
Phone - 612-944-3355
TWX - 910-576-2737
FAX - 612-935-1921

KANSAS

Representative

Contact Micron Component Sales
Phone - 1-800-642-7661

Distributors

Hall-Mark Electronics Corporation
10809 Lakeview Avenue
Lenexa, KS 66215
Phone - 913-888-4747
TWX - 910-380-6767
FAX - 913-888-0532

Pioneer Electronics
10551 Lackman Road
Lenexa, KS 66215
Phone - 913-492-0500
TWX - 510-601-6411
FAX - 913-492-7832

KENTUCKY

Representative

Electronic Marketing Consultants Incorporated
4470 North College Avenue
Indianapolis, IN 46205
Phone - 317-921-3450
Telex - 62880527
FAX - 317-921-3459

Distributors

Hall-Mark Electronics Corporation
400 East Welson Bride Road
Suite S
Worthington, OH 43085
Phone - 614-888-3313
TWX - 810-339-2586
FAX - 614-888-0767

Pioneer Electronics
4433 Interpoint Boulevard
Dayton, OH 45424
Phone - 513-236-9900
TWX - 810-459-1622
FAX - 513-236-8133

LOUISIANA**Representative**

Nova Marketing Incorporated
8350 Meadow Road Suite 174
Dallas, TX 75231
Phone - 214-750-6082
TWX - 910-861-9185
FAX - 214-750-6068

Distributors

Hall-Mark Electronics Corporation
11420 Pagemill Road
Dallas, TX 75243
Phone - 214-553-4300
TWX - 910-860-5577
FAX - 214-343-5988

Pioneer Electronics
13710 Omega Road
Dallas, TX 75234
Phone - 214-386-7300
TWX - 910-860-5563
FAX - 214-490-6419

Wyle Laboratories
1810 North Greenville Avenue
Richardson, TX 75083
Phone - 214-235-9953
FAX - 214-644-5064

MAINE**Representative**

Advanced Technology Sales Incorporated
Park Place West
Suite 102
348 Park Street
North Reading, MA 01864
Phone - 508-664-0888
TWX - 510-100-9762
FAX - 508-664-5503

Distributors

Anthem Electronics
36 Jonspin Road
Wilmington, MA 01887
Phone - 508-657-5170
FAX - 508-657-6008

Hall-Mark Electronics Corporation
6 Cook Street
Billerica, MA 01821
Phone - 617-935-9777
TWX - 710-348-0617
FAX - 617-667-4129

Pioneer Electronics
44 Hartwell Avenue
Lexington, MA 02173
Phone - 617-861-9200
TWX - 710-326-6617
FAX - 617-863-1547

MARYLAND**Representative**

Electronic Engineering & Sales Inc.
235 Prince George Street
Annapolis, Maryland 21401
Phone - 301-269-4234
FAX - 301-269-6476

Distributors

Anthem Electronics
9020A Menden Hall Court
Columbia, MD 21045
Phone - 301-995-6640

Hall-Mark Electronics Corporation
10240 Old Columbia Road
Columbia, MD 21046
Phone - 301-988-9800
TWX - 910-862-1907

Pioneer Technology Corporation
9100 Gaither Road
Gaithersburg, MD 20877
Phone - 301-921-0660
TWX - 710-828-0545
FAX - 301-921-4255

MASSACHUSETTS**Representative**

Advanced Tech Sales Incorporated
Park Place West
Suite 102
348 Park Street
North Reading, MA 01864
Phone - 508-664-0888
TWX - 510-100-9762
FAX - 508-664-5503

Distributors

Anthem Electronics
36 Jonspin Road
Wilmington, MA 01887
Phone - 508-657-5170
FAX - 508-657-6008

Hall-Mark Electronics Corporation
6 Cook Street
Billerica, MA 01821
Phone - 617-935-9777
TWX - 710-348-0617
FAX - 617-667-4129

Pioneer Electronics
44 Hartwell Avenue
Lexington, MA 02173
Phone - 617-861-9200
TWX - 710-326-6617
FAX - 617-863-1547

Wyle Laboratories
15 3rd Avenue
Burlington, MA 01803
Phone - 617-272-6617
FAX - 617-272-6809

MICHIGAN**Representatives**

Rathsburg Associates Incorporated
17600 Northland Park Court
Suite 100
P.O. Box 5037
Southfield, MI 48086-5037
Phone - 313-559-9700
TWX - 810-243-4064
FAX - 313-559-1405

Rathsburg Associates Incorporated
2680 Horizon, S.E.
Grand Rapids, MI 49506
Phone - 616-949-7400
FAX - 616-949-1909

Distributors

Hall-Mark Electronics Corporation
38027 Schoolcraft Road
Livonia, MI 48150
Phone - 313-462-1205

Pioneer Electronics
4505 Broadmoor Avenue, S.E.
Grand Rapids, MI 46508
Phone - 616-698-1800
TWX - 510-600-1800
FAX - 616-698-1831

Pioneer Electronics
13485 Stanford
Livonia, MI 48150
Phone - 313-525-1800
TWX - 810-242-3271
FAX - 313-427 3720

MINNESOTA**Representative**

HMR Incorporated
9065 Lyndale Avenue South
Minneapolis, MN 55420
Phone - 612-888-2122
TWX - 910-576-2755
FAX - 612-884-4768

Distributors

Anthem Electronics Incorporated
10025 Valley View Road
Suite 160
Eden Prairie, MN 55344
Phone - 612-944-5454
FAX - 612-944-3405

Hall-Mark Electronics Corporation
10300 Valley View Road
Suite 101
Eden Prairie, MN 55344
Phone - 612-941-2600
FAX - 612-941-5778

Pioneer Electronics
7625 Golden Triangle Drive
Eden Prairie, MN 55344
Phone - 612-944-3355
TWX - 910-576-2737
FAX - 612-935-1921

Oakley Electronics
2801 West Idaho
Boise, ID 83702
Phone - 208-343-7937

MISSISSIPPI**Representative**

Southeast Technical Group
101 Washington, Suite 6
Huntsville, AL 35801
Phone - 205-534-2376
FAX - 205-534-2384

Distributor

Hall-Mark Electronics Corporation
4900 Bradford Drive
Huntsville, AL 35807
Phone - 205-837-8700
TWX - 810-726-2187

MISSOURI**Representatives**

Contact Micron Component Sales
Phone - 1-800-642-7661

Distributors

Hall-Mark Electronics Corporation
3783 Rider Trail
Earth City, MO 63045
Phone - 314-291-5350
TWX - 910-762-0672

Pioneer Electronics
655 Craig Road
St Louis, MO 63141
Phone - 314-432-4350

MONTANA**Distributors**

Almac Electronics
E 10905 Montgomery
Spokane, WA 99206
Phone - 509-924-9500
1-800-325-6545
FAX - 509-928-6096

NEBRASKA**Representative**

Wescom Marketing
4851 Independence Street
Suite 159
Wheatridge, CO 80033
Phone - 303-422-8957
FAX - 303-422-9892

Distributors

Hall-Mark Electronics Corporation
6950 South Tucson Way
Englewood, CO 80112
Phone - 303-790-1662
TWX - 910-931-0472
FAX - 303-790-4991

Wyle Laboratories
451 E 124th Street
Thornton, CO 80241
Phone - 303-457-9953
TWX - 372-0529
FAX - 303-457-4831

NEVADA**Representative**

Bay Area Electronics
1590 Oakland Road
Suite B 203
San Jose, CA 95131
Phone - 408-452-8133
FAX - 408-452-8139

Distributors

Anthem Electronics Incorporated
580 Menlo Drive
Suite S
Rockland, CA 95677
Phone - 916-624-9744
FAX - 916-624-9750

Hall-Mark Electronics Corporation
6341 Auburn Boulevard
Suite D
Citrus Heights, CA 95610
Phone - 916-722-8600

Wyle Laboratories
11151 Sun Center Drive
Rancho Cordova, CA 95670
Phone - 916-638-5282
TWX - 713719279
Telex - 3103719279
FAX - 916-638-1491

NEW HAMPSHIRE

Representative

Advanced Technology Sales Incorporated
Park Place West
Suite 102
348 Park Street
North Reading, MA 01864
Phone - 508-664-0888
TWX - 510-100-9762
FAX - 508-664-5503

Distributors

Anthem Electronics
36 Jonspin Road
Wilmington, MA 01887
Phone - 508-657-5170
FAX - 508-657-6008

Hall-Mark Electronics Corporation
6 Cook Street
Billerica, MA 01821
Phone - 617-935-9777
TWX - 710-348-0617
FAX - 617-667-4129

Pioneer Electronics
44 Hartwell Avenue
Lexington, MA 02173
Phone - 617-861-9200
TWX - 710-326-6617
FAX - 617-863-1547

NEW JERSEY

Representative (Northern)

Em Tech
299 Ridgedale Avenue
E. Hanover, NJ 07936
Phone - 201-428-0600
TWX - 710-994-4867
FAX - 215-428-9594

Representative (Southern)

Omega Electronics
1 Fairway Plaza
Suite 108
Huntingdon Valley, PA 19006
Phone - 215-947-4135
FAX - 215-938-1984

Distributors

Anthem Electronics
311 Rt 46 West
Fairfield, NJ 07006
Phone - 210-227-7960

Hall-Mark Electronics Corporation
107 Fairfield Road
Fairfield, NJ 07006
Phone - 201-575-4415
TWX - 710-734-4409

Hall-Mark Electronics Corporation
11000 Midlantic Drive
Mt. Laurel, NJ 08054
Phone - 609-235-1900
TWX - 710-940-0660

Hall-Mark Electronics Corporation
10 Old Bloomfield Avenue
Pinebrook, NJ 07058
Phone - 201-882-97

Pioneer Electronics
45 Route 46
Pinebrook, NJ 07058
Phone - 201-575-3510
TWX - 710-734-4382
FAX - 201-575-3454

NEW MEXICO**Representative**

Quatra Associates Incorporated
9704 Admiral Dewey Northeast
Albuquerque, NM 87111
Phone - 505-821-1455

Distributors

Anthem Electronics Inc.
1727 East Weber Drive
Tempe, AZ 85281
Phone - 602-966-6600
TWX - 910-950-0110
FAX - 602-966-4826

Hall-Mark Electronics Corporation
4937 South 36th Place
Phoenix, AZ 85040
Phone - 602-437-1200
FAX - 602-437-2348

Wyle Laboratories
17855 North Black Canyon Highway
Phoenix, AZ 85023
Phone - 602-437-2088
Telex - 3712871
FAX - 602-866-6937

NEW YORK**Representatives (Northern)**

Gen-Tech Electronics
4855 Executive Drive
Liverpool, NY 13088
Phone - 315-451-3480
TWX - 710-545-0250
FAX - 315-451-0988

Gen -Tech Electronics
41 Burning Tree Lane
Penfield, NY 14526
Phone - 716-381-5159

Gen-Tech Electronics
70 Sandoris Circle
Rochester, NY 14622
Phone - 716-467-5016

Gen-Tech Electronics
5 Arbutus Lane
MR 97 Binghamton, NY 13901
Phone - 607-648-8833

Representatives (Southern)

Em Tech
299 Ridgedalve Avenue
E. Hanover, NJ 07936
Phone - 201-428-0600
FAX - 201-428-9594

Distributors

Anthem Electronics
400 Oser Avenue
Hauppaugen NY 11787
Phone - 516-273-1660

Hall-Mark Electronics Corporation
6605 Pittsford - Palmyra Road
Suite E8
Fairport, NY 14450
Phone - 716-425-3300

Hall-Mark Electronics Corporation
101 Comac Street
Ronkonkoma, NY 11779
Phone - 516-737-0600
TWX - 516-222-0162

Pioneer Electronics
68 Corporate Dirve
Binghamton, NY 13904
Phone - 607-722-9300
TWX - 510-252-0893
FAX - 607-722-9562

Pioneer Electronics
840 Fairport Park
Fairport, NY 14450
Phone - 716-381-7070
TWX - 510-253-7001
FAX - 716-381-5955

Pioneer Electronics
60 Crossways Park West
Woodbury, NY 11797
Phone - 516-921-8700
TWX - 510-221-2184
FAX - 516-921-2143

NORTH CAROLINA**Representatives**

Southeast Technical Group
110 Longshadow Lane
Cary, NC 27511
Phone - 919-851-1329

Distributors

Hall-Mark Electronics Corporation
5237 North Boulevard
Raleigh, NC 27604
Phone - 919-872-0712
TWX - 510-928-1831

Pioneer Technology
9801A Southern Pine Boulevard
Charlotte, NC 28210
Phone - 704-527-8188
TWX - 810-621-0366
FAX - 704-522-8564

Pioneer Electronics
2810 Meridian Parkway
#148
Durham, NC 27708
Phone - 919-544-5400

NORTH DAKOTA**Representative**

HMR Incorporated
9065 Lyndale Avenue South
Minneapolis, MN 55420
Phone - 612-888-2122
TWX - 910-576-2755
FAX - 612-884-4768

Distributors

Anthem Electronics Incorporated
10025 Valley View Road
Suite 160
Eden Prairie, MN 55344
Phone - 612-944-5454
FAX - 612-944-3405

Hall-Mark Electronics Corporation
10300 Valley View Road
Suite 101
Eden Prairie, MN 55344
Phone - 612-941-2600
FAX - 612-941-5

Pioneer Electronics
7625 Golden Triangle Drive
Eden Prairie, MN 55344
Phone - 612-944-3355
TWX - 910-576-2737
FAX - 612-935-1921

OHIO**Representatives**

Rathsburg Associates
13965 Chillicothe Road
Novelty, OH 44072
Phone - 216-338-8899
FAX - 216-729-6435

Distributors

Hall-Mark Electronics Corporation
5821 Harper Road
Solon, OH 44139
Phone - 216-349-4632
FAX - 216-248-4803

Hall-Mark Electronics Corporation
400 E. Welson Bridge Road
Suite S
Worthington, OH 43085
Phone - 614-888-3313
TWX - 810-339-2586
FAX - 614-888-0767

Pioneer Electronics
4800 E 131st Street
Cleveland, OH 44105
Phone - 216-587-3600
TWX - 810-421-0011
FAX - 216-663-1004

Wyle Laboratories
5289 N.E. Elam Young Parkway
Bldg. E100
Hillsboro, OR 97123
Phone - 503-640-6000
TWX - 371-0379
FAX - 503-640-5846

OKLAHOMA**Representative**

Nova Marketing Incorporated
7955 East 50th Street
Suite 1339
Tulsa, OK 74145
Phone - 918-660-5105
FAX - 918-665-3815

Distributor

Hall-Mark electronics Corporation
2510 N. Hemlock Lane
Broken Arrow, OK 74012
Phone - 918-660-5105

OREGON**Representative**

Northwest Marketing Associates
6975 SW Sandburg Road
Suite 330
Portland, OR 97223
Phone - 503-620-0441
TWX - 910-464-5157
FAX - 503-684-2541

Distributors

Almac Electronics
1885 N.W. 169th Place
Beaverton, OR 97006
Phone - 503-629-8090
FAX - 503-645-0611

Anthem Electronics Incorporated
9705 SW Sunshine Ct #900
Beaverton, OR 97005
Phone - 503-643-1114
FAX - 503-626-7928

Pioneer Technology
261 Gibraltar Road
Horsham, PA 19044
Phone - 215-674-4000
TWX - 510-665-6778
FAX - 215-674-3107

Pioneer Electronics
259 Kappa Drive
Pittsburgh, PA 15238
Phone - 412-782-2300
TWX - 710-795-3122
FAX - 412-963-8255

RHODE ISLAND**Representative**

Advanced Technology Sales Incorporated
Park Place West
Suite 102
348 Park Street
North Reading, MA 01864
Phone - 508-664-0888
TWX - 510-100-9762
FAX - 508-664-5503

Distributors

Anthem Electronics
170 Research Parkway
Meriden, CT 06450
Phone - 203-237-2282

Hall-Mark Electronics Corporation
33 Village Lane
Wallingford, CT 06492
Phone - 203-271-2844
FAX - 203-271-1704

Pioneer Electronics
112 Main Street
Norwalk, CT 06851
Phone - 203-853-1515
TWX - 710-468-3373
FAX - 203-838-9901

SOUTH CAROLINA**Representative**

Southeast Technical Group
110 Longshadow Lane
Cary, NC 27511
Phone - 919-851-1329

PENNSYLVANIA**Representatives (Western Pennsylvania)**

Rathsburg & Associates
13965 Cillicotho Road
Novelty, OH 44072
Phone - 216-338-8899
FAX - 216-729-6435

Representatives (Eastern Pennsylvania)

Omega Electronic Sales Incorporated
1 Fairway Plaza
Suite 108
Huntingdon Valley, PA 19006
Phone - 215-947-4135
TWX - 510-665-5485
FAX - 215-938-1984

Distributors

Anthem Electronics
101 Rock Road
Horsham, PA 19044
Phone - 215-443-5150

Hall-Mark Electronics Corporation
11000 Midlantic Drive
Mt. Laurel, NJ 08054
Phone - 609-235-1900
TWX - 710-940-0660

Distributor

Pioneer Technology
9801A Southern Pine Boulevard
Charlotte, NC 28210
Phone - 704-527-8188
TWX - 810-621-0366
FAX - 704-522-8564

SOUTH DAKOTA**Representative**

HMR Incorporated
9065 Lyndale Avenue South
Minneapolis, MN 55420
Phone - 612-888-2122
TWX - 910-576-2755
FAX - 612-884-4768

Distributors

Anthem Electronics Incorporated
10025 Valley View Road
Suite 160
Eden Prairie, MN 55344
Phone - 612-944-5454
FAX - 612-944-3405

Hall-Mark Electronics Corporation
10300 Valley View Road
Suite 101
Eden Prairie, MN 55344
Phone - 612-941-2600
FAX - 612-941-5778

Pioneer Electronics
7625 Golden Triangle Drive
Eden Prairie, MN 55344
Phone - 612-944-3355
TWX - 910-576-2737
FAX - 612-935-1921

TENNESSEE**Representative**

Southeast Technical Group
110 Longshadow Lane
Cary, NC 27511
Phone - 919-851-1329

Distributors

Hall-Mark Electronics Corporation
4900 Bradford Drive
Huntsville, AL 35807
Phone - 205-837-8700
TWX - 810-726-2187

Pioneer Technology
4825 University Square
Huntsville, AL 35816
Phone - 205-837-9300
TWX - 810-726-2197
FAX - 205-837-9358

TEXAS**Representatives**

Nova Marketing Incorporated
8350 Meadow Road
Suite 174
Dallas, TX 75231
Phone - 214-750-6082
FAX - 214-750-6068

Nova Marketing Incorporated
9207 Country Creek #206
Houston, TX 77036
Phone - 713-988-6082
FAX - 713-774-1014

Nova Marketing Incorporated
Stillhouse Canyon Office Park
4807 Spicewood Springs Road
Building 3, Suite 3140
Austin, TX 78759
Phone - 512-343-2321
FAX - 512-343-2487

Distributors

Hall-Mark Electronics Corporation
11333 Pagemill Road
P.O. Box 660091
Dallas, TX 75266
Phone - 214-343-5000
FAX - 214-343-5988

Hall-Mark Electronics Corporation
12211 Technology Boulevard
Austin, TX 78727
Phone - 512-258-8848
TWX - 910-874-2031
FAX - 512-258-3777

Hall-Mark Electronics Corporation
11420 Pagemill Road
Dallas, TX 75243
Phone - 214-553-4300
TWX - 910-860-5577
FAX - 214-343-5988

Hall-Mark Electronics Corporation
8000 Westglen
Houston, TX 77063
Phone - 713-781-6100
TWX - 910-881-2711

Pioneer Electronics
1826 - DKramer Lane
Austin, TX 78758
Phone - 512-835-4000
TWX - 910-874-1323
FAX - 512-835-9829

Pioneer Electronics
13710 Omega Road
Dallas, TX 75234
Phone - 214-386-7300
TWX - 910-860-5563
FAX - 214-490-6419

Pioneer Electronics
5853 Point West Drive
Houston, TX 77036
Phone - 713-988-5555
TWX - 910-881-1606
FAX - 713-988-1732

Wyle Laboratories
2120-F West Braker Lane
Austin, TX 78758
Phone - 512-834-9957
FAX - 512-834-0981

Wyle Laboratories
1810 N. Greenville Avenue
Richardson, TX 75083
Phone - 214-235-9953
FAX - 214-644-5064

Wyle Laboratories
1101 S. Wilcrest
Suite 105
Houston, TX 77099
Phone - 713-879-9953
FAX - 713-879-6540

UTAH**Representative**

Wescom Marketing
3501 S. Main
Salt Lake City, UT 84119
Phone - 801-269-0419
FAX - 801-269-0665

Distributors

Anthem Electronics Incorporated
1279 West 2200 South
Suite A
Salt Lake City, UT 84119
Phone - 801-973-8555
FAX - 801-973-8909

Hall-Mark Electronics Corporation
2265 South 1300 West
West Valley City, UT 84119
Phone - 801-972-1008

Wyle Laboratories
1325 West 2200 South
Suite E
Salt Lake City, UT 84119
Phone - 801-974-9953
TWX - 310-371-0506
Telex - 713-710-506
FAX - 801-972-2524

VERMONT**Representative**

Advanced Technology Sales Incorporated
Park Place West
Suite 102
348 Park Street
North Reading, MA 01864
Phone - 508-664-0888
TWX - 510-100-9762
FAX - 508-664-5503

Distributors

Anthem Electronics
36 Jonspin Road
Wilmington, MA 01887
Phone - 508-657-5170
FAX - 508-657-6008

Hall-Mark Electronic Corporation
6 Cook Street
Billerica, MA 01821
Phone - 617-935-9777
TWX - 710-348-0617
FAX - 617-667-4129

Pioneer Electronics
44 Hartwell Avenue
Lexington, MA 02173
Phone - 617-861-9200
TWX - 710-326-6617
FAX - 617-863-1547

VIRGINIA

Representative

Electronic Engineering & Sales Incorporated
235 Prince George Street
Annapolis, MD 21401
Phone - 301-269-4234
FAX - 301-269-6476

Distributors

Anthem Electronics
9020A Menden Hall Court
Columbia, MD 21045
Phone - 301-995-6640

Hall-Mark Electronics Corporation
10240 Old Columbia Road
Columbia, MD 21046
Phone - 301-988-9800
TWX - 910-862-1907
FAX - 301-381-2036

Pioneer Technology Corporation
9100 Gaither Road
Gaithersburg, MD 20877
Phone - 301-921-0660
TWX - 710-828-8545
FAX - 301-921-4255

WASHINGTON

Representative

Northwest Marketing Associates
12835 Bellevue-Redmond Road
Suite 330N
Bellevue, WA 98005
Phone - 206-455-5846
TWX - 910-443-2445
FAX - 206-451-1130

Distributors

Almac Electronics
14360 Southeast Eastgate West
Bellevue, WA 98007
Phone - 206-643-9992
FAX - 206-643-9709

Almac Electronics
East 10905 Montgomery
Spokane, WA 99206
Phone - 509-924-9500
1-800-325-6545
FAX - 509-928-6096

Anthem Electronics
19017-120th Avenue N.E.
Bothell, WA 98011
Phone - 206-483-1700
Telex - 910-997-0118
FAX - 206-885-4041

Anthem Electronics Incorporated
5020 148th Avenue N.E.
Redmond, WA 98052
Phone - 206-483-1700
Telex - 910-997-0118
FAX - 206-885-4041

Hall-Mark Electronics Corporation
250 Northwest 39th
Suite #4
Seattle, WA 98107
Phone - 206-547-0415

Wyle Laboratories
15385 NE 90th Street
Redmond, WA 98052-3522
Phone - 206-881-1150
TWX - 310-372-4260
Telex - 713724260
FAX - 206-453-0071

WEST VIRGINIA

Representative

Rathsburg & Associates
13965 Chillicothe
Novelty, OH 44072
Phone - 216-338-8899
FAX - 216-729-6435

Distributor

Hall-Mark Electronics Corporation
400 E Welson Bridge Road
Suite S
Worthington, OH 43085
Phone - 614-888-3313
TWX - 810-339-2586
FAX - 614-888-0767

WISCONSIN**Representative**

Oasis Sales Corporation
1305 North Barker Road
Brookfield, WI 53005
Phone - 414-783-6660
TWX - 62951740
FAX - 414-782-7921

Distributors

Hall-Mark Electronics Corporation
16255 West Lincoln Avenue
New Berlin, Wisconsin 53151
Phone - 414-797-7844

WYOMING**Representative**

Wescom Marketing
3501 South Main
Salt Lake City, UT 84115
Phone - 801-269-0419
FAX - 801 - 269-0665

Distributors

Anthem Electronics Incorporated
1279 West 2200 South
Salt Lake City, UT 84119
Phone - 801-973-8555
FAX - 801-973-8909

Hall-Mark Electronics Corporation
2265 South 1300 West
West Valley City, UT 84119
Phone - 801-972-1008

Wyle Laboratories
1325 West 2200 South
West Valley City, UT 84119
Phone - 801-974-9953
TWX - 310-371-0506
Telex - 713-710-5604
FAX - 801-972-2524

ARGENTINA**Distributor**

Systar - Startsis S.A.
Avenue Pte. Roue Saenz
Rena 720 - Riso 7
1035 Buenos Aires
Argentina
Phone - 1-71-8763

AUSTRALIA**Representative**

Reptechnic Pte. Ltd.
Suite #5
130-134 Pacific Highway
St. Leonards NSW 2065
Australia
Phone - 02-436-3422
FAX - 02-436-3764

Distributor

N.S.D. Australia
205 Middleborough Road
Box Hill 3128
Victoria
Australia
Phone - 3-890-0900
FAX - 3-899-0819

AUSTRIA**Distributor**

Otronic Bauteile und Computer
Handels Ges. m. b. h.
A-11110 Wien
Fickeystrabe 1-11
Austria
Phone - 43-767001
FAX - 43-767001-20

BELGIUM**Distributor**

MCA - Tronix SPRL
Parc Industriel
de Recherches
Du Sart Tilman
Avenue Des Noisetiers
B4900 Angleur
Belgium
Phone - 041-674208
Telex - 42052
FAX - 41-67-6331

DENMARK**Distributor**

Henkel Electronic
Industriparken 4
4960 Holeby
Denmark
Phone - 03-906333
Telex - 43219
FAX - 3-906422

FINLAND**Distributor**

Turion Oy
Granittitie 9
00710 Helsinki SF- Finland
Phone - 0-372144
Telex - 124388 Turio SF
Liusketie 3, Pihlajamaki
FAX - 0373558

FRANCE**Representative**

Rep'Tronic, SA
11, Escalier des Ulis
91400 Orsay, France
Phone - 1-69288700
Telex - 610-969
FAX - 1-69281750

Distributors

Feutrier (LEX) S. A.
5, Reu Jean Zay, B.P. 12
F-42271 Saint-Priest-En-Jarez
Cadex, France
Phone - 011-33-77-93-4040
FAX - 011-33-77-93-2631

RTF Diffusion
79 Rue Pierre Semard
92320 Chatillon
Paris, France
Phone - 1-47-46-0113
Telex - 260832
FAX - 1-47-46-0589

HONG KONG**Representative**

Kaltec International Ltd.
Rm 1204, Hanford House
221 Nathan Road
Kowloon, Hong Kong
Phone - 3-7391618
Telex - 51695
FAX - 3-7214570

INDONESIA**Representative**

Desner Electronics
(FE) Ltd.
190 Middle Road
16-07 Fortune Centre
Singapore, 0718
Phone - 3373188
Telex - 39191
FAX - 3373180

ISRAEL**Representative/Distributor**

Rapac Electronic, Ltd.
P.O. 18053
Tel Aviv, Israel 61180
Street address:
#7, Saloniki Street
Tel Aviv, Israel 61100
Phone - 3-477115
Telex - 342173
FAX - 3-493-272

ITALY**Distributor**

Moxel S.r.L.
Via C Frova 34
20092 Cinisello Balsamo
(MI) Italy
Phone - 02-61290521
Telex - 352045
FAX - 261-72582

NEW ZEALAND**Representative**

Reptechnic Pte. Ltd.
Suite #5
130-134 Pacific Highway
St Leonards NSW 2065
Australia
Phone - 011-02-436-3422
FAX-011-02-436-3764

NORWAY**Distributor**

BIT Elektronikk AS
Postboks 36-Lier
3401 Lier
Norway
Phone - 03-847099
FAX - 03-845510

PHILIPPINES**Representative**

Desner Electronics
(FE) Ltd.
190 Middle Road
16-07 Fortune Centre
Singapore, 0718
Phone - 3373188
Telex - 39191
FAX - 3373180

REPUBLIC OF CHINA**Representative**

Kaltec International Ltd.
Rm 1204, Hanford House
221 Nathan Road
Kowloon, Hong Kong
Phone - 3-7391618
Telex - 51695
FAX - 3-7214570

REPUBLIC OF IRELAND**Representative**

New England Technical Sales Ltd.
The Diamond
Malahide County Dublin
Republic of Ireland
Phone - 0001-450635
FAX - 0001-453625

REPUBLIC OF KOREA**Representative**

Eastern Electronics, Inc.
3rd Floor, Yoowha Building
995-16, Daechi-Ding,
Kangnam Ku
Seoul, Korea
Phone - 2-566-0511
FAX - 2-553-2998

SINGAPORE**Representative**

Desner Electronics
(FE) Ltd.
190 Middle Road
16-07 Fortune Centre
Singapore, 0718
Phone - 3373188
Telex - 39191
FAX - 3373180

SPAIN**Distributor**

ATD Electronica, S.A.
Paza Ciudad de Veena, 6
28040 Madrid
Spain
Phone - 1-2344000
1-2344009
Telex - 42754
FAX - 1-234-7663

SWEDEN**Distributor**

IE Komponenter AB
Box 11 113
S161 11
Stockholm, Sweden
Phone - 08-804685
FAX - 08-262286

SWITZERLAND**Representative**

Micron Technology
Casa Fuchs CH-6984
Pura Switzerland
Phone - 1-9171-3785
FAX - 1-9171-3889

TAIWAN**Representative**

Kaltec International Ltd.
Rm 1204, Hanford House
221 Nathan Road
Kowloon, Hong Kong
Phone - 3-7391618
Telex - 51695
FAX - 3-7214570

UNITED KINGDOM**Representative**

Micron Technology
European Office
Ste. 17
Kinetic Centre
Theobald Street
Borehamwood
Hertfordshire
WD6 4SE
Phone - 01-44-1-905-1255
FAX - 01-44-1-905-1126

Distributors

Abacus Electronics PLC
Abacus House, Bone Lane
Newbury, Bukshire
RG14 55F
United Kingdom
Phone - 0635-30680
Telex - 847589
FAX - 0635-38670

Thame Components, Ltd.
Thame Park Road
Thame, Oxon, OX9 3XD
United Kingdom
Phone - 011-440-84-421-4561
FAX - 011-440-84-421-8847

WEST GERMANY**Distributor**

A.S.P.
Kapellenstrasse 9
D-8025 Unterhaching
Munich, W. Germany
Phone - 011-49-89-61-10-80
FAX - 011-49-89-611-9070

MICRON

TECHNOLOGY, INC.

Micron Technology, Inc.
Marketing Department
2805 East Columbia Road
Boise, Idaho 83706
Telephone: (208) 386-3900
FAX: (208) 389-4617